Systems and methods for quantum monte carlo processing
US-2024428112-A1 · Dec 26, 2024 · US
US9324030B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9324030-B2 |
| Application number | US-201414147746-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jan 6, 2014 |
| Priority date | Jan 6, 2014 |
| Publication date | Apr 26, 2016 |
| Grant date | Apr 26, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Interface management techniques provide reduced power consumption along with reducing heat and EMI generation in a computer system having multiple interconnected processing units. Physical link layers of external interfaces that interconnect the processing units of have dynamically adjustable bandwidth and the bandwidths are dynamically adjusted by predicting interface bandwidth requirements. An interface controller detects events other than I/O requests that occur in a processing unit that are indicators of potential future transactions on one of the external interfaces connected to the processing unit. The interface controller predicts, from the detected events, that future transactions will likely occur on the interface, and in response, controls the dynamically adjustable bandwidth of physical link layer of the interface to accommodate the future transactions.
Opening claim text (preview).
What is claimed is: 1. A controller for controlling a dynamically adjustable bandwidth of a physical link layer of an external interface for interconnecting processing units, the controller comprising: an event detector for detecting multiple events other than I/O requests and bandwidth allocation requests occurring within a first one of the processing units that are indicative of potential future transactions on the interface; a traffic predictor that predicts, from the detected events, that future transactions will likely occur on the external interface, wherein the prediction of the traffic predictor is independent of observations of actual traffic on the external interface and requests for allocation of bandwidth on the external interface; and a control unit responsive to an output of the traffic predictor that controls the dynamically adjustable bandwidth of the first physical link layer to accommodate the future transactions by increasing the dynamically adjustable bandwidth of the first physical link layer, and subsequent to the future transactions occurring, restores the dynamically adjustable bandwidth of the first physical link layer to a lower value. 2. The controller of claim 1 , wherein the event detector snoops an internal bus of the first processing unit to detect events indicative of the potential future transactions on the first external interface and counts the events detected by the snooping, wherein the event predictor compares the count to one or more thresholds to determine a quantity of the future potential transactions that may occur, and wherein the control unit controls the dynamically adjustable bandwidth to accommodate the quantity of future potential transactions. 3. The controller of claim 1 , wherein the event detector comprises a hypervisor executing within the computer system that detects a system level event predictive of the future transactions and wherein the traffic predictor predicts the future transactions responsive to the hypervisor detecting the system level event. 4. The controller of claim 3 , wherein the first external interface couples the first processing unit to a remote memory, wherein the hypervisor detects that an association between a thread executed by the first processing unit and the remote memory has become active. 5. The controller of claim 3 , wherein the event detector is coupled to a trace array of the first processing unit, wherein the event detector reads state information that has been captured in the trace array and further uses the state information to detect the events indicative of the potential future transactions. 6. The controller of claim 1 , wherein the event predictor computes a profile of a predicted utilization of the first interface and wherein the controlling controls the dynamically adjustable bandwidth in conformity with the shape of the predicted utilization. 7. The controller of claim 1 , wherein responsive to an output of the traffic predictor indicating that the future transactions will occur, the control unit sets the dynamically adjustable bandwidth of the first physical link layer to a predetermined value during periodic intervals, and wherein responsive to an output of the traffic predictor indicating that the future transactions will not occur, the control unit sets the dynamically adjustable bandwidth of the first physical link layer to a minimum value. 8. The controller of claim 1 , wherein the events are idle cycles of a logical link layer of the first interface internal to the first processing unit and coupled to the first physical link layer. 9. The controller of claim 1 , wherein the control unit is within a bus arbiter of a link layer of the first interface internal to the first processing unit and coupled to the first physical link layer. 10. The controller of claim 1 , wherein the control unit controls a width of the first physical link layer by setting a number of active signals used to transmit data in the first physical link layer to set the dynamically adjustable bandwidth. 11. The controller of claim 1 , wherein the control unit controls a frequency of the first physical link layer to set the dynamically adjustable bandwidth. 12. A computer system comprising: a plurality of processing units; a plurality of interfaces having corresponding physical link layers with dynamically adjustable bandwidth that interconnect the processing units; and a controller within at least a first one of the processing units for controlling the dynamically adjustable bandwidth of a first physical link layer of a first one of the interfaces, wherein the controller comprises an event detector for detecting multiple events other than I/O requests and bandwidth allocation requests occurring within the first one of the processing units that are indicative of potential future transactions on the first interface, a traffic predictor that predicts, from the detected events, that future transactions will likely occur on the first interface, wherein the prediction of the traffic predictor is independent of observations of actual traffic on the external interface and requests for allocation of bandwidth on the external interface, responsive to predicting that the future transactions will likely occur, and a control unit responsive to an output of the traffic predictor that controls the dynamically adjustable bandwidth of the first physical link layer to accommodate the future transactions by increasing the dynamically adjustable bandwidth of the first physical link layer, and subsequent to the future transactions occurring, restores the dynamically adjustable bandwidth of the first physical link layer to a lower value. 13. The computer system controller of claim 12 , wherein the event detector snoops an internal bus of the first processing unit to detect events indicative of the potential future transactions on the first external interface, counts the events detected by the snooping, wherein the event predictor compares the count to one or more thresholds to determine a quantity of the future potential transactions that may occur, and wherein the control unit controls the dynamically adjustable bandwidth to accommodate the quantity of future potential transactions. 14. The computer system of claim 12 , further comprising program instructions implementing a hypervisor executed by one or more of the processing units, wherein the hypervisor implements the event detector by detecting a system level event predictive of the future transactions and wherein the traffic predictor predicts the future transactions responsive to the hypervisor detecting the system level event. 15. The computer system of claim 14 , wherein the first external interface couples the first processing unit to a remote memory, wherein the hypervisor detects that an association between a thread executed by the first processing unit and the remote memory has become active and in response, increases the dynamically adjustable bandwidth of the first physical link layer interface. 16. A computer program product comprising a computer-readable storage medium storing program instructions for execution by a computer system comprising a plurality of processing units coupled by external interfaces, the program instructions comprising program instructions for: detecting multiple events other than I/O requests and bandwidth allocation requests occurring within a first one of the processing units that are indicative of potential future transactions on a first one of the external interfaces connected to the first processing unit that connects the first processing unit to another processing unit;
Probabilistic graphical models, e.g. probabilistic networks · CPC title
Hypervisor-specific management and integration aspects · CPC title
Power saving in modem or I/O interface · CPC title
Power saving characterised by the action undertaken · CPC title
I/O management, e.g. providing access to device drivers or storage · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.