Methods of fabricating memory devices having charged species

US9318321B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9318321-B2
Application numberUS-201514588659-A
CountryUS
Kind codeB2
Filing dateJan 2, 2015
Priority dateJul 2, 2010
Publication dateApr 19, 2016
Grant dateApr 19, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Methods for fabricating memory devices having charged species. In one such method, a dielectric material is formed adjacent to a semiconductor. A charged species is introduced into the dielectric material, wherein the charged species has an energy barrier in a range of greater than about 0.5 eV to about 3.0 eV. A control gate is formed adjacent to the dielectric material.

First claim

Opening claim text (preview).

What is claimed is: 1. A method for fabricating memory device, the method comprising: forming a dielectric material adjacent to a semiconductor; introducing a charged species into the dielectric material wherein the charged species has an activation energy of diffusion within the dielectric material in a range of greater than about 0.5 eV to about 3.0 eV; and forming a control gate adjacent to the dielectric material. 2. The method of claim 1 , wherein introducing the charged species is performed during formation of the dielectric material. 3. The method of claim 1 , wherein introducing the charged species comprises immersing the semiconductor into an alkali solution. 4. The method of claim 3 , wherein the semiconductor is immersed in a solution of one of Ca(OH) 2 or MgCl 2 +Mg(OH) 2 dissolved in deionized water. 5. The method of claim 1 , wherein introducing the charged species is performed after forming the dielectric material. 6. The method of claim 1 , wherein introducing the charged species is performed by contacting dielectric material with an alkali solution. 7. The method of claim 1 , wherein introducing the charged species is performed prior to formation of the dielectric material. 8. The method of claim 1 , wherein the charged species is a non-hydrogenous ion. 9. The method of claim 1 , wherein the charged species has an activation energy of diffusion greater than or equal to about 0.8 eV. 10. The method of claim 1 , wherein introducing a charged species comprises introducing a charged species selected from the group consisting of a cation and an anion. 11. The method of claim 1 , wherein introducing a charged species into the dielectric material comprises introducing a charged species having an activation energy of diffusion within the dielectric material of greater than hydrogen in the dielectric material. 12. A method for fabricating memory device, the method comprising: forming a dielectric material adjacent to a semiconductor; introducing a non-hydrogenous ion into the dielectric material wherein the non-hydrogenous ion has an activation energy of diffusion within the dielectric material in a range of greater than about 0.5 eV to about 3.0 eV; and forming a control gate adjacent to the dielectric material. 13. The method of claim 12 , wherein the non-hydrogenous ion has an activation energy of diffusion within the dielectric material greater than or equal to about 0.8 eV. 14. The method of claim 12 , wherein introducing a non-hydrogenous ion comprises introducing a non-hydrogenous ion selected from the group consisting of a cation and an anion. 15. The method of claim 12 , wherein forming a dielectric material comprises forming a dielectric oxide. 16. The method of claim 12 , wherein introducing a non-hydrogenous ion into the dielectric material comprises introducing the non-hydrogenous ion during formation of the dielectric material. 17. The method of claim 16 , wherein introducing the non-hydrogenous ion during formation of the dielectric material comprises contacting the semiconductor with an alkali solution prior to forming the dielectric material. 18. A method for fabricating memory device, the method comprising: forming a dielectric material adjacent to a semiconductor; introducing a non-hydrogenous ion into the dielectric material by contacting the dielectric material with an alkali solution containing the non-hydrogenous ion, wherein the non-hydrogenous ion has an activation energy of diffusion within the dielectric material in a range of greater than about 0.5 eV to about 3.0 eV; and forming a control gate adjacent to the dielectric material. 19. The method of claim 18 , wherein introducing a non-hydrogenous ion comprises introducing a non-hydrogenous ion selected from the group consisting of a non-hydrogenous cation and a non-hydrogenous anion. 20. The method of claim 18 , wherein contacting the dielectric material with an alkali solution containing the non-hydrogenous ion comprises contacting the dielectric material with an aqueous solution selected from the group consisting of an aqueous solution of calcium hydroxide and an aqueous solution of magnesium chloride+magnesium hydroxide.

Assignees

Inventors

Classifications

  • Electrical treatments, e.g. for electroforming · CPC title

  • Organic materials, e.g. photoresists · CPC title

  • with a treatment, e.g. annealing, after the formation of the conductor · CPC title

  • of treatments performed after formation of the materials · CPC title

  • Insulated-gate field-effect transistors [IGFET] (H10D30/40 takes precedence) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9318321B2 cover?
Methods for fabricating memory devices having charged species. In one such method, a dielectric material is formed adjacent to a semiconductor. A charged species is introduced into the dielectric material, wherein the charged species has an energy barrier in a range of greater than about 0.5 eV to about 3.0 eV. A control gate is formed adjacent to the dielectric material.
Who is the assignee on this patent?
Micron Technology Inc
What technology area does this patent fall under?
Primary CPC classification H10P14/6516. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Apr 19 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).