Display apparatus and circuit board module thereof

US9307655B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9307655-B2
Application numberUS-201414321995-A
CountryUS
Kind codeB2
Filing dateJul 2, 2014
Priority dateJul 4, 2013
Publication dateApr 5, 2016
Grant dateApr 5, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A circuit board module includes a first circuit board, an electrically conductive structure, a first bump, a second circuit board and an electrically conductive film. The electrically conductive structure and the first bump are disposed on the supporting surface of the first circuit board. The electrically conductive structure and the first bump respectively have a first maximal thickness T1 and a second maximal thickness T2 along the normal direction of the supporting surface. The second circuit board is disposed on the electrically conductive structure and the first bump. The electrically conductive film is disposed between the second circuit board and the electrically conductive structure, and it has a plurality of electrically conductive particles. An average particle diameter D of the electrically conductive particles when undeformed satisfies: 0<T2−T1≦D.

First claim

Opening claim text (preview).

What is claimed is: 1. A circuit board module, comprising: a first circuit board having a supporting surface, the supporting surface having a normal direction, the first circuit board comprising: an electrically conductive structure disposed on the supporting surface, the electrically conductive structure having a first maximal thickness T1 along the normal direction of the supporting surface; a first bump disposed on the supporting surface, the first bump having a second maximal thickness T2 along the normal direction of the supporting surface, the first bump having a top surface and a first groove, wherein the top surface is opposite to the supporting surface, and the first groove is disposed on the top surface; a second circuit board disposed on the electrically conductive structure and the first bump; and an electrically conductive film disposed between the second circuit board and the electrically conductive structure, the electrically conductive film having a plurality of electrically conductive particles, an average particle diameter D of the electrically conductive particles satisfies: 0<T2−T1≦D when undeformed. 2. The circuit board module of claim 1 , wherein a portion of the second circuit board is received in the first groove. 3. The circuit board module of claim 2 , wherein the first bump has a dented surface positioned in the first groove, and the portion of the second circuit board received in the first groove is against the dented surface. 4. The circuit board module of claim 1 , wherein the first groove has a maximal depth P1 along the normal direction of the supporting surface, wherein the maximal depth P1 satisfies: 0.2×D≦P1≦0.8×D. 5. The circuit board module of claim 1 , further comprising: a second bump disposed on the supporting surface, wherein the second bump has a second groove, wherein the first groove and the second groove respectively have a maximal depth P1 and a maximal depth P2 along the normal direction of the supporting surface, wherein the maximal depth P1 satisfies: 0.2×D≦P1≦0.8×D, and the maximal depth P2 satisfies: 0<P2<0.2×D. 6. The circuit board module of claim 1 , further comprising: a third bump disposed on the supporting surface, wherein the third bump has a third groove, wherein the first groove and the third groove respectively have a maximal depth P1 and a maximal depth P3 along the normal direction of the supporting surface, wherein the maximal depth P1 satisfies: 0.2×D≦P1≦0.8×D, and the maximal depth P3 satisfies: P3>0.8×D. 7. The circuit board module of claim 1 , further comprising: a second bump disposed on the supporting surface, wherein the second bump has a second groove; and a third bump disposed on the supporting surface, wherein the third bump has a third groove, wherein the first groove, the second groove and the third groove respectively have a maximal depth P1, a maximal depth P2 and a maximal depth P3 along the normal direction of the supporting surface, wherein the maximal depth P1 satisfies: 0.2×D≦P1≦0.8×D, the maximal depth P2 satisfies: 0<P2<0.2×D, and the maximal depth P3 satisfies: P3>0.8×D. 8. The circuit board module of claim 1 , further comprising: a fourth bump disposed on the supporting surface, wherein the fourth bump has a fourth groove, wherein the first bump and the fourth bump are respectively positioned on two opposite sides of the electrically conductive structure. 9. The circuit board module of claim 1 , wherein the difference between the second maximal thickness T2 and the first maximal thickness T1 is substantially equal to the average particle diameter D. 10. A display apparatus, comprising: a display panel; a first circuit board; a second circuit board connecting the display panel and the first circuit board, wherein the first circuit board has a supporting surface, and the supporting surface has a normal direction; an electrically conductive structure disposed on the supporting surface, the electrically conductive structure having a first maximal thickness T1 along the normal direction of the supporting surface; a first bump disposed on the supporting surface, the first bump having a second maximal thickness T2 along the normal direction of the supporting surface, the first bump having a top surface and a first groove, wherein the top surface is opposite to the supporting surface, and the first groove is disposed on the top surface; and an electrically conductive film disposed between the second circuit board and the electrically conductive structure, the electrically conductive film having a plurality of conductive particles, an average particle diameter D of the conductive particles satisfies: 0<T2−T1≦D when undeformed. 11. The display apparatus of claim 10 , wherein a portion of the second circuit board is received in the first groove. 12. The display apparatus of claim 11 , wherein the first bump has a dented surface positioned in the first groove, and the portion of the second circuit board received in the first groove is against the dented surface. 13. The display apparatus of claim 10 , wherein the first groove has a maximal depth P1 along the normal direction of the supporting surface, wherein the maximal depth P1 satisfies: 0.2×D≦P1≦0.8×D. 14. The display apparatus of claim 10 , further comprising: a second bump disposed on the supporting surface, wherein the second bump has a second groove, wherein the first groove and the second groove respectively have a maximal depth P1 and a maximal depth P2 along the normal direction of the supporting surface, wherein the maximal depth P1 satisfies: 0.2×D≦P1≦0.8×D, and the maximal depth P2 satisfies: 0<P2<0.2×D. 15. The display apparatus of claim 10 , further comprising: a third bump disposed on the supporting surface, wherein the third bump has a third groove, wherein the first groove and the third groove respectively have a maximal depth P1 and a maximal depth P3 along the normal direction of the supporting surface, wherein the maximal depth P1 satisfies: 0.2×D≦P1≦0.8×D, and the maximal depth P3 satisfies: P3>0.8×D. 16. The display apparatus of claim 10 , further comprising: a second bump disposed on the supporting surface, wherein the second bump has a second groove; and a third bump disposed on the supporting surface, wherein the third bump has a third groove, wherein the first groove, the second groove and the third groove respectively have a maximal depth P1, a maximal depth P2 and a maximal depth P3 along the normal direction of the supporting surface, wherein the maximal depth P1 satisfies: 0.2×D≦P1≦0.8×D, the maximal depth P2 satisfies: 0<P2<0.2×D, and the maximal depth P3 satisfies: P3>0.8×D. 17. The display apparatus of claim 10 , further comprising: a fourth bump disposed on the supporting surface, wherein the fourth bump has a fourth groove, wherein the first bump and the fourth bump are respectively positioned on two opposite sides of the electrically conductive structure. 18. The display apparatus of claim 10 , wherein the difference between the second maximal thickness T2 and the first maximal thickness T1 is substantially equal to the average particle diameter D.

Assignees

Inventors

Classifications

  • by applying an anisotropic conductive adhesive layer over an array of pads · CPC title

  • Recess in conductor, e.g. in pad or in metallic substrate · CPC title

  • using auxiliary conductive elements, e.g. pieces of metal foil, metallic spheres · CPC title

  • Dummy conductors, i.e. not used for normal transport of current; Dummy electrodes of components · CPC title

  • for visual or optical inspection · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9307655B2 cover?
A circuit board module includes a first circuit board, an electrically conductive structure, a first bump, a second circuit board and an electrically conductive film. The electrically conductive structure and the first bump are disposed on the supporting surface of the first circuit board. The electrically conductive structure and the first bump respectively have a first maximal thickness T1 an…
Who is the assignee on this patent?
Au Optronics Corp
What technology area does this patent fall under?
Primary CPC classification H05K3/361. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Apr 05 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).