PECVD films for EUV lithography

US9304396B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9304396-B2
Application numberUS-201414185757-A
CountryUS
Kind codeB2
Filing dateFeb 20, 2014
Priority dateFeb 25, 2013
Publication dateApr 5, 2016
Grant dateApr 5, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Provided herein are multi-layer stacks for use in extreme ultraviolet lithography tailored to achieve optimum etch contrast to shrink features and smooth the edges of features while enabling use of an optical leveling sensor with little or reduced error. The multi-layer stacks may include an atomically smooth layer with an average local roughness of less than a monolayer, and one or more underlayers, which may be between a target layer to be patterned and a photoresist. Also provided are methods of depositing multi-layer stacks for use in extreme ultraviolet lithography.

First claim

Opening claim text (preview).

What is claimed is: 1. A method of processing a semiconductor substrate for extreme ultraviolet lithography, the method comprising: depositing one or more underlayers on a target layer; depositing an atomically smooth layer having a roughness of less than a monolayer; and depositing a photoresist layer on top of the atomically smooth layer, wherein the atomically smooth layer is deposited by plasma-enhanced chemical vapor deposition. 2. The method of claim 1 , wherein each layer is deposited by plasma-enhanced chemical vapor deposition. 3. The method of claim 1 , wherein depositing the one or more underlayers further comprises depositing an amorphous carbon layer on the target layer by exposing the substrate to a hydrocarbon precursor. 4. The method of claim 1 , wherein the atomically smooth layer is deposited to a thickness between about 30 Å and about 60 Å. 5. The method of claim 1 , further comprising patterning the photoresist layer using extreme ultraviolet lithography. 6. An apparatus for processing semiconductor substrates, the apparatus comprising: one or more process chambers; one or more gas inlets into the one or more process chambers and associated flow-control hardware; a low frequency radio frequency (LFRF) generator; a high frequency radio frequency (HFRF) generator; and a controller having at least one processor and a memory, wherein the at least one processor and the memory are communicatively connected with one another, the at least one processor is at least operatively connected with the flow-control hardware, the LFRF generator, and the HFRF generator, and the memory stores computer-executable instructions for: depositing one or more underlayers on a substrate; depositing an atomically smooth layer having a roughness of less than a monolayer; and depositing a photoresist layer on top of the atomically smooth layer, wherein the atomically smooth layer is deposited by plasma-enhanced chemical vapor deposition. 7. The apparatus of claim 6 , wherein the atomically smooth underlayer is deposited to a thickness between about 30 Å and about 60 Å. 8. The apparatus of claim 6 , wherein at least one of the one or more underlayers deposited on the substrate comprises amorphous carbon. 9. The method of claim 1 , wherein the atomically smooth layer comprises an oxide. 10. The method of claim 1 , wherein the average local roughness of the deposited atomically smooth layer is less than about 2 Å. 11. The method of claim 3 , wherein the amorphous carbon layer has a hydrogen content less than about 20%. 12. The method of claim 3 , wherein the amorphous carbon layer is deposited to a thickness between about 400 Å and about 900 Å. 13. The method of claim 3 , wherein the amorphous carbon layer has a modulus to stress ratio of about 1:1. 14. The method of claim 1 , wherein one of the one or more underlayers comprises amorphous silicon having a hydrogen content less than about 5%.

Assignees

Inventors

Classifications

  • Processes for improving the resolution of the masks · CPC title

  • characterised by the processes involved to create the masks · CPC title

  • in the presence of a plasma [PECVD] · CPC title

  • using an anti-reflective coating · CPC title

  • Photolithographic processes · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9304396B2 cover?
Provided herein are multi-layer stacks for use in extreme ultraviolet lithography tailored to achieve optimum etch contrast to shrink features and smooth the edges of features while enabling use of an optical leveling sensor with little or reduced error. The multi-layer stacks may include an atomically smooth layer with an average local roughness of less than a monolayer, and one or more underl…
Who is the assignee on this patent?
Lam Res Corp
What technology area does this patent fall under?
Primary CPC classification H10P76/2043. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Apr 05 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).