Method for manufacturing multilayer substrate for having bga-type component thereon
US-2015366080-A1 · Dec 17, 2015 · US
US9301405B1 · US · B1
| Field | Value |
|---|---|
| Publication number | US-9301405-B1 |
| Application number | US-201514604956-A |
| Country | US |
| Kind code | B1 |
| Filing date | Jan 26, 2015 |
| Priority date | Jan 26, 2015 |
| Publication date | Mar 29, 2016 |
| Grant date | Mar 29, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A method for manufacturing microthrough-hole includes electroplating a metal layer on a carrier plate, patterning the metal layer to form a first circuit having copper pads, covering the first circuit with a photoresist layer and not covering the copper window between two of the copper pads, etching the metal layer beneath the copper window and removing the photoresist layer, sequentially forming an insulation layer and a second circuit on the first circuit and the copper window, the second circuit layer having a stop pad corresponding to the copper window, removing the carrier plate, upward drilling through the insulation layer between the stop pad and the copper window to form a microthrough-hole beneath the stop pad, and forming a conductive layer in the microthrough-hole to form the microthrough-hole connecting the first and second circuits. The microthrough-hole and its occupied area is greatly reduced, thereby achieving high circuit density.
Opening claim text (preview).
What is claimed is: 1. A method for manufacturing microthrough-hole in circuit board, comprising: preparing a carrier plate; electroplating a metal layer on the carrier plate; forming a first circuit with a plurality of copper pads on one surface of the metal layer; covering the first circuit with a photoresist layer, wherein a copper window between two of the copper pads is not covered; etching the metal layer beneath the copper window until the carrier plate is exposed and removing the photoresist layer; sequentially forming an insulation layer and a second circuit on the first circuit and the copper windows, the second circuit layer having a stop pad corresponding to the copper window; removing the carrier plate; employing a drilling process to upward drill through the insulation layer corresponding to the copper window and stop at the stop pad so as to form a microthrough-hole beneath the stop pad; and forming a conductive layer in the microthrough-hole to electrically connect the first circuit and the second circuit. 2. The method as claimed in claim 1 , wherein the first circuit is formed by a process of patterned dry film electroplating. 3. The method as claimed in claim 1 , wherein the drilling process is a laser drilling process, employing a mask to define a size of a laser beam, and a size of the microthrough-hole is specified by a size of the copper window. 4. The method as claimed in claim 1 , wherein the microthrough-hole is a blind hole or a buried hole. 5. The method as claimed in claim 1 , wherein the photoresist layer is formed of a dry film photoresist or a wet film photoresist. 6. The method as claimed in claim 1 , wherein the conductive layer is implemented by a metal layer. 7. The method as claimed in claim 1 , wherein after the microthrough-hole is formed, another surface of the metal layer is provided with a dry film exposing the microthrough-hole, a copper layer is then chemically electroplated on a sidewall of the microthrough-hole, the conductive layer is formed by electrically electroplating, the dry film is removed, and part of the metal layer is etched until the first circuit is exposed.
of insulating or insulated package substrates, or of interposers, or of redistribution layers (manufacture or treatment of leadframes H10W70/04) · CPC title
Use of materials for the {conductive, e.g. } metallic pattern · CPC title
Via connections; Lands around holes or via connections (H05K1/112 takes precedence) · CPC title
Blind vias, i.e. vias having one side closed · CPC title
by direct electroplating · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.