Method of forming a conformal electromagnetic interference shield

US9282630B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9282630-B2
Application numberUS-201213460400-A
CountryUS
Kind codeB2
Filing dateApr 30, 2012
Priority dateApr 30, 2012
Publication dateMar 8, 2016
Grant dateMar 8, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Systems and methods for shielding circuitry from interference with conformal coating are disclosed. Systems having conformal EMI shields according to embodiments are provided by applying insulating and conductive layers to areas of a printed circuit board (PCB). This produces systems that may be thinner and also smaller in surface area, and that may be suitable as part of electronic devices.

First claim

Opening claim text (preview).

What is claimed is: 1. A method of forming a conformal electromagnetic interference (EMI) shield, the method comprising: applying a mask to cover a portion of a printed circuit board (PCB), the PCB having one or more circuit components, wherein the portion of the PCB comprises a plurality of grounding contacts, wherein the portion surrounds one or more of the circuit components, and wherein the portion is spaced a minimum predefined distance from an outer surface of any circuit component immediately adjacent to the portion; applying an insulating layer to the entire PCB; removing the mask, wherein removing the mask further comprises removing portions of the insulating layer applied on the mask; treating at least one of the applied insulating layer and the portion for conductive layer adhesion; and disposing a conductive layer onto the treated at least one of the applied insulating layer and the portion. 2. The method of claim 1 , wherein the plurality of grounding contacts comprises at least one of pads and vias. 3. The method of claim 1 , wherein the treating comprises forming a conductive layer adhesive on the at least one of the applied insulating layer and the portion. 4. The method of claim 1 , wherein: the disposing comprises physical vapor deposition (PVD); and the treating comprises treating the at least one of the applied insulating layer and the portion with plasma. 5. The method of claim 1 , wherein: the conductive layer comprises a foil; and the treating comprises treating the at least one of the applied insulating layer and the portion with solder. 6. The method of claim 1 , wherein: the treating comprises treating only the portion; and the disposing comprises coupling the conductive layer to the treated portion. 7. The method of claim 1 , wherein: the treating comprises treating each of the applied insulating layer and the portion; and the disposing comprises disposing the conductive layer onto both of the treated insulating layer and the treated portion. 8. The method of claim 1 , wherein: the treating comprises treating each of the applied insulating layer and the portion; and the disposing comprises disposing the conductive layer only onto the treated insulating layer and the treated portion. 9. The method of claim 1 , wherein: the insulating layer comprises CVD Parylene; and the conductive layer comprises inkjet printing. 10. The method of claim 1 , wherein: the insulating layer comprises CVD Parylene; and the conductive layer comprises PVD. 11. The method of claim 1 , wherein: the insulating layer comprises CVD Parylene; and the conductive layer comprises dispensed ink. 12. A method of forming a conformal electromagnetic interference (EMI) shield, the method comprising: processing portions of a printed circuit board (PCB) for insulating layer adhesion, the PCB having one or more circuit components and a perimeter of grounding contacts; applying an insulating layer to the processed portions; treating at least one of the applied insulating layer and the perimeter for conductive layer adhesion; and disposing a conductive layer onto the treated at least one of the applied insulating layer and the perimeter, wherein: the insulating layer comprises at least one of potting material and coating material; and the processing comprises treating areas of the PCB other than the perimeter with plasma. 13. A method of forming a conformal electromagnetic interference (EMI) shield, the method comprising: processing portions of a printed circuit board (PCB) for insulating layer adhesion, the PCB having one or more circuit components and a perimeter of grounding contacts; applying an insulating layer to the processed portions; treating at least one of the applied insulating layer and the perimeter for conductive layer adhesion; and disposing a conductive layer onto the treated at least one of the applied insulating layer and the perimeter, wherein: the insulating layer comprises chemical vapor deposition (CVD) Parylene; and the processing comprises applying silicon to areas of the PCB other than the perimeter. 14. A method of forming a conformal electromagnetic interference (EMI) shield, the method comprising: processing portions of a printed circuit board (PCB) for insulating layer adhesion, the PCB having one or more circuit components and a perimeter of grounding contacts; applying an insulating layer to the processed portions; treating at least one of the applied insulating layer and the perimeter for conductive layer adhesion; and disposing a conductive layer onto the treated at least one of the applied insulating layer and the perimeter, wherein: the conductive layer comprises inkjet printing deposits; and the treating comprises treating the at least one of the applied insulating layer and the perimeter with UV ozone material. 15. A method of forming a conformal electromagnetic interference (EMI) shield, the method comprising: applying adhesive to portions of a printed circuit board, the printed circuit board having one or more circuit components and a perimeter portion that contains a plurality of grounding contacts, wherein the perimeter portion surrounds the one or more circuit components, wherein applying adhesive to portions of the printed circuit board comprises only applying adhesive to portions of the printed circuit board that are interposed between the one or more circuit components and the perimeter portion; applying adhesive over the one or more circuit components; applying an insulating layer to the printed circuit board such that the insulating layer is adhered to both the printed circuit board and the one or more circuit components, wherein the perimeter is uncovered by the insulating layer; treating only the perimeter portion for conductive layer adhesion; and disposing a conductive layer onto the insulating layer and the perimeter portion.

Assignees

Inventors

Classifications

  • for encapsulating mounted components (H05K1/185 takes precedence) · CPC title

  • H05K1/0216Primary

    Reduction of cross-talk, noise or electromagnetic interference (grounding H05K1/0215) · CPC title

  • of zinc, germanium, cadmium, indium, tin, thallium or bismuth · CPC title

  • by cathodic sputtering · CPC title

  • Insulating conformal coating · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9282630B2 cover?
Systems and methods for shielding circuitry from interference with conformal coating are disclosed. Systems having conformal EMI shields according to embodiments are provided by applying insulating and conductive layers to areas of a printed circuit board (PCB). This produces systems that may be thinner and also smaller in surface area, and that may be suitable as part of electronic devices.
Who is the assignee on this patent?
Merz Nicholas, Apple Inc
What technology area does this patent fall under?
Primary CPC classification H05K1/0216. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Mar 08 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).