Semiconductor device and manufacturing method of the same

US9281276B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9281276-B2
Application numberUS-201314381572-A
CountryUS
Kind codeB2
Filing dateNov 8, 2013
Priority dateNov 8, 2013
Publication dateMar 8, 2016
Grant dateMar 8, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A semiconductor device includes an interlayer insulating film INS 2 , adjacent Cu wirings M 1 W formed in the interlayer insulating film INS 2 , and an insulating barrier film BR 1 which is in contact with a surface of the interlayer insulating film INS 2 and surfaces of the Cu wirings M 1 W and covers the interlayer insulating film INS 2 and the Cu wirings M 1 W. Between the adjacent Cu wirings M 1 W, the interlayer insulating film INS 2 has a damage layer DM 1 on its surface, and has an electric field relaxation layer ER 1 having a higher nitrogen concentration than a nitrogen concentration of the damage layer DM 1 at a position deeper than the damage layer DM 1.

First claim

Opening claim text (preview).

What is claimed is: 1. A semiconductor device comprising: a semiconductor substrate; an interlayer insulating film formed on the semiconductor substrate and having a main surface; a first wiring and a second wiring which are embedded in the interlayer insulating film and are adjacent to each other; a damage layer positioned between the first wiring and the second wiring and formed on the main surface of the interlayer insulating film; and an electric field relaxation layer formed in the interlayer insulating film below the damage layer, wherein the first wiring and the second wiring are mainly made of a copper film, and the damage layer and the electric field relaxation layer are layers containing nitrogen, and a nitrogen concentration of the electric field relaxation layer is higher than a nitrogen concentration of the damage layer. 2. The semiconductor device according to claim 1 , wherein the interlayer insulating film is made of an insulating film having a dielectric constant of 3.0 or less. 3. The semiconductor device according to claim 2 , wherein the interlayer insulating film is made of an SiCOH film. 4. The semiconductor device according to claim 1 , wherein the damage layer is present in a depth range of 4 nm from the main surface of the interlayer insulating film. 5. The semiconductor device according to claim 1 , wherein the electric field relaxation layer has a peak region of the nitrogen concentration. 6. The semiconductor device according to claim 5 , wherein the peak region of the nitrogen concentration is positioned in a range of 5 to 20 nm from the main surface of the interlayer insulating film. 7. The semiconductor device according to claim 1 , wherein the electric field relaxation layer is provided at a position shallower than one-half of a thickness of the first wiring based on the main surface of the interlayer insulating film. 8. A semiconductor device comprising: a semiconductor substrate; an interlayer insulating film formed on the semiconductor substrate and having a first main surface; a first wiring and a second wiring which are embedded in the interlayer insulating film and are adjacent to each other; a damage layer positioned between the first wiring and the second wiring and formed on the first main surface of the interlayer insulating film; and an insulating barrier film which is in contact with the first wiring, the second wiring, and the damage layer and covers the first wiring, the second wiring, and the interlayer insulating film, wherein the first wiring and the second wiring are mainly made of a copper film, and the insulating barrier film is an insulating film containing nitrogen and has a first surface in contact with the damage layer and a second surface on an opposite side of the first surface, and the insulating barrier film has a first region having a higher nitrogen concentration than a nitrogen concentration of the first surface. 9. The semiconductor device according to claim 8 , wherein the first region having the higher nitrogen concentration is positioned on a second surface side. 10. The semiconductor device according to claim 8 , wherein a nitrogen concentration of the insulating barrier film increases toward the second surface from the first surface. 11. The semiconductor device according to claim 8 , wherein the interlayer insulating film is made of an insulating film having a dielectric constant of 3.0 or less. 12. The semiconductor device according to claim 11 , wherein the interlayer insulating film is made of an SiCOH film. 13. The semiconductor device according to claim 8 , wherein an electric field relaxation layer is provided in the interlayer insulating film below the damage layer. 14. The semiconductor device according to claim 13 , wherein the damage layer and the electric field relaxation layer are layers containing nitrogen, and a nitrogen concentration of the electric field relaxation layer is higher than a nitrogen concentration of the damage layer. 15. A manufacturing method of a semiconductor device, comprising the steps of: (a) preparing a semiconductor substrate; (b) forming an interlayer insulating film having a first main surface and having a predetermined film thickness on the semiconductor substrate; (c) forming a first wiring groove and a second wiring groove in the first main surface of the interlayer insulating film; (d) selectively providing a copper film in the first wiring groove and the second wiring groove, thereby forming a first wiring and a second wiring; and (e) subjecting the first wiring, the second wiring, and the first main surface of the interlayer insulating film to plasma treatment containing ammonia, wherein an electric field relaxation layer is provided at a position deeper than the first main surface in the interlayer insulating film in the step (b), and a damage layer is formed on the first main surface of the interlayer insulating film in the step (e). 16. The manufacturing method of a semiconductor device according to claim 15 , wherein the electric field relaxation layer and the damage layer have higher nitrogen concentrations than that of the interlayer insulating film. 17. The manufacturing method of a semiconductor device according to claim 16 , wherein the electric field relaxation layer is formed by implanting nitrogen ions into the interlayer insulating film after the interlayer insulating film is formed. 18. The manufacturing method of a semiconductor device according to claim 16 , wherein the interlayer insulating film is made of an SiCOH film, and the SiCOH film is formed by a CVD method using organic silane gas and oxidation gas, and the electric field relaxation layer is formed in the SiCOH film by adding ammonia gas in a middle of the step of forming the SiCOH film. 19. The manufacturing method of a semiconductor device according to claim 15 , wherein the interlayer insulating film is made of an SiCOH film, and the SiCOH film is formed by a CDV method using organic silane gas and oxidation gas, and the electric field relaxation layer is formed in the SiCOH film by increasing a flow rate of oxygen-based gas in a middle of the step of forming the SiCOH film. 20. The manufacturing method of a semiconductor device according to claim 15 , further comprising, after the step (e), the step of: (f) forming an insulating barrier film having a first surface in contact with the first wiring, the second wiring, and the damage layer and a second surface on an opposite side of the first surface on the interlayer insulating film, wherein a nitrogen concentration of the second surface of the insulating barrier film is higher than a nitrogen concentration of the first surface.

Assignees

Inventors

Classifications

  • Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass · CPC title

  • H10P70/277Primary

    the processing being a planarisation of conductive layers · CPC title

  • using masks for insulating materials · CPC title

  • with high-energy radiation · CPC title

  • into semiconductor materials, e.g. for doping · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9281276B2 cover?
A semiconductor device includes an interlayer insulating film INS 2 , adjacent Cu wirings M 1 W formed in the interlayer insulating film INS 2 , and an insulating barrier film BR 1 which is in contact with a surface of the interlayer insulating film INS 2 and surfaces of the Cu wirings M 1 W and covers the interlayer insulating film INS 2 and the Cu wirings M 1 W. Between the adjacent Cu wir…
Who is the assignee on this patent?
Renesas Electronics Corp
What technology area does this patent fall under?
Primary CPC classification H10P70/277. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Mar 08 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).