Method for processing dc marks for repairing lithography masks
US-2024411223-A1 · Dec 12, 2024 · US
US9274416B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9274416-B2 |
| Application number | US-201314023476-A |
| Country | US |
| Kind code | B2 |
| Filing date | Sep 11, 2013 |
| Priority date | Sep 11, 2013 |
| Publication date | Mar 1, 2016 |
| Grant date | Mar 1, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A method for forming a photo-mask is provided. A first photo-mask pattern relating to a first line, an original second photo-mask pattern relating to a first via plug, and a third photo-mask pattern relating to a second line are provided. A first optical proximity correction (OPC) process is performed. A second OPC process is performed, comprising enlarging a width of the second photo-mask pattern along the first direction to form a revised second photo-resist pattern. A contour simulation process is performed to make sure the revised second photo-mask pattern is larger or equal to the original second-mask pattern. The first photo-mask pattern, the revised second photo-mask pattern, and the third photo-mask pattern are output. The present invention further provides an OPC method.
Opening claim text (preview).
What is claimed is: 1. A method for forming a photo-mask, comprising: providing a first photo-mask pattern relating to a first line, an original second photo-mask pattern relating to a first via plug, and a third photo-mask pattern relating to a second line, wherein the original second photo-mask pattern is defined only at an intersection of the first photo-mask pattern and the third photo-mask pattern, the first metal line, the first via plug and the second line are disposed in sequence in a semiconductor structure, and the first line extends along a first direction, the second line extends along a second direction, the first via plug is disposed at the intersection of the first line and the second line; performing a first optical proximity correction (OPC) process by using a computer, comprising a comparing step and/or a modification step for the original second photo-mask pattern; performing a second OPC process, comprising enlarging a width of the original second photo-mask pattern along the second direction, wherein after the first OPC process and the second OPC process, the original second photo-mask pattern becomes a revised second photo-resist pattern; after the second OPC process, performing a contour simulation process to make sure the revised second photo-mask pattern is larger or equal to the original second-mask pattern; and outputting the first photo-mask pattern to form a first photo-mask, outputting the revised second photo-mask pattern to form a second photo-mask, and outputting the third photo-mask pattern to form a third photo-mask. 2. A method for forming a photo-mask according to claim 1 , wherein the second OPC process is performed after the first OPC process. 3. A method for forming a photo-mask according to claim 1 , wherein the second OPC process comprises a Boolean process. 4. A method for forming a photo-mask according to claim 1 , wherein the second OPC process further comprises reducing a length of the original second photo-mask pattern along the first direction. 5. A method for forming a photo-mask according to claim 1 , wherein the first direction is substantially perpendicular to the second direction. 6. A method for forming a photo-mask according to claim 1 , wherein the semiconductor structure is formed by a self aligned via process by using the first photo-mask, the second photo-mask and the third photo-mask. 7. An optical proximity correction (OPC) process, comprising: providing a first photo-mask pattern relating to a first line, an original second photo-mask pattern relating to a first via plug, and a third photo-mask pattern relating to a second line, wherein the original second photo-mask pattern is defined only at an intersection of the first photo-mask pattern and the third photo-mask pattern, the first line, the first via plug and the second line are disposed in sequence in a semiconductor structure, and the first line extends along a first direction, the second line extends along a second direction, the first via plug is disposed at the intersection of the first line and the second line; performing a first optical proximity correction (OPC) process by using a computer, comprising a comparing step and/or a modification step for the original second photo-mask pattern; performing a second OPC process, comprising enlarging a width of the original second photo-mask pattern along the second direction, wherein after the first OPC process and the second OPC process, the original second photo-mask pattern becomes a revised second photo-resist pattern; and after the second OPC process, performing a contour simulation process to make sure the revised second photo-mask pattern is larger or equal to the original second-mask pattern. 8. An OPC method according to claim 7 , wherein the second OPC process is performed after the first OPC process. 9. An OPC method according to claim 7 , wherein the second OPC process comprises a Boolean process. 10. An OPC method according to claim 7 , wherein the second OPC process further comprises reducing a length of the original second photo-mask pattern along the first direction.
Related publications grouped by family.
Answers are generated from the same data shown on this page.