Victim cache that supports draining write-miss entries
US-2024264952-A1 · Aug 8, 2024 · US
Techniques for cache injection in a processor system from a remote node
US9268703B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9268703-B2 |
| Application number | US-42444409-A |
| Country | US |
| Kind code | B2 |
| Filing date | Apr 15, 2009 |
| Priority date | Apr 15, 2009 |
| Publication date | Feb 23, 2016 |
| Grant date | Feb 23, 2016 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A technique for performing cache injection in a processor system includes monitoring, by a cache, addresses on a bus. Input/output data associated with an address of a data block stored in the cache is then requested from a remote node, via a network controller. Ownership of the input/output data is acquired by the cache when an address on the bus that is associated with the input/output data corresponds to the address of the data block stored in the cache.
First claim
Opening claim text (preview).
What is claimed is: 1. A method of performing cache injection in a processor system, comprising: detecting, by a cache, a specific instruction sequence that includes multiple instructions, wherein one of the multiple instructions is a load instruction to a first address and another one of the multiple instructions is a compare instruction; monitoring, by the cache, addresses on a bus in response to detecting the specific instruction sequence multiple times; requesting, from a…
Assignees
Inventors
Classifications
Cross-Sectional Technologies · mapped topic
Physics · mapped topic
- G06F12/0888Primary
Physics · mapped topic
Cross-Sectional Technologies · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9268703B2 cover?
- A technique for performing cache injection in a processor system includes monitoring, by a cache, addresses on a bus. Input/output data associated with an address of a data block stored in the cache is then requested from a remote node, via a network controller. Ownership of the input/output data is acquired by the cache when an address on the bus that is associated with the input/output data c…
- Who is the assignee on this patent?
- Arimilli Lakshminarayana Baba, Arimilli Ravi K, Joyner Jody B, and 2 more
- What technology area does this patent fall under?
- Primary CPC classification G06F12/0888. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Feb 23 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).