Memory performance evaluation using address mapping information
US-2024394164-A1 · Nov 28, 2024 · US
Methods and systems for reducing churn in flash-based cache
US9213628B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9213628-B2 |
| Application number | US-83652010-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jul 14, 2010 |
| Priority date | Jul 14, 2010 |
| Publication date | Dec 15, 2015 |
| Grant date | Dec 15, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A storage device includes a flash memory-based cache for a hard disk-based storage device and a controller that is configured to limit the rate of cache updates through a variety of mechanisms, including determinations that the data is not likely to be read back from the storage device within a time period that justifies its storage in the cache, compressing data prior to its storage in the cache, precluding storage of sequentially-accessed data in the cache, and/or throttling storage of data to the cache within predetermined write periods and/or according to user instruction.
First claim
Opening claim text (preview).
What is claimed is: 1. A method for a storage device having a flash memory-based cache and a disk-based storage unit, the method comprising: receiving data at the storage device, the data including sequentially-accessed data; and performing, by a controller of the storage device, a selective caching of the sequentially-accessed data, wherein the selective caching comprises: if the sequentially-accessed data can be read from the disk-based storage unit at a substantially similar…
Assignees
Inventors
Classifications
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9213628B2 cover?
- A storage device includes a flash memory-based cache for a hard disk-based storage device and a controller that is configured to limit the rate of cache updates through a variety of mechanisms, including determinations that the data is not likely to be read back from the storage device within a time period that justifies its storage in the cache, compressing data prior to its storage in the cac…
- Who is the assignee on this patent?
- Maheshwari Umesh, Mehta Varun, Nimble Storage Inc
- What technology area does this patent fall under?
- Primary CPC classification G06F12/0246. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Dec 15 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).