Apparatus and method for table search with centralized memory pool in a network switch

US9264357B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9264357-B2
Application numberUS-201414201692-A
CountryUS
Kind codeB2
Filing dateMar 7, 2014
Priority dateApr 30, 2013
Publication dateFeb 16, 2016
Grant dateFeb 16, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A network switch includes packet processing units in a first processor core. An interface module is connected to the packet processing units. The interface module supports a unified table search request interface and a unified table search response interface. A common memory pool is connected to the interface module. The common memory pool includes a variety of memory types configurable to support multiple parallel table search requests.

First claim

Opening claim text (preview).

What is claimed is: 1. A network switch, comprising; a plurality of packet processing units in a first processor core; an interface module connected to the plurality of packet processing units, the interface module supporting a unified table search request interface and a unified table search response interface, wherein the interface module includes individual engines with logic to coordinate different table search requests and an interface unit configured in accordance with a configuration table; and a common memory pool connected to the interface module, the common memory pool including a variety of memory types configurable to support a plurality of parallel table search requests. 2. The network switch of claim 1 further comprising a second plurality of packet processing units in a second processor core connected to the interface module. 3. The network switch of claim 1 wherein the interface module is configured to support different types of table searches with different sized search keys. 4. The network switch of claim 1 wherein the variety of memory types includes Static Random Access Memory and Ternary Content Addressable Memory. 5. The network switch of claim 1 wherein the engines include a Longest Prefix Match engine, a hash search engine, a direct memory search engine and a Ternary Content Addressable Memory (TCAM) engine. 6. The network switch of claim 1 wherein the configuration table includes a plurality of columns and rows, each row specifying a search profile and each column specifying a search command for the search profile. 7. The network switch of claim 1 wherein the configuration table includes a table identification field operative as an index into a row of the configuration table. 8. The network switch of claim 1 wherein the configuration table includes a key byte mask field to specify the construction of a search key. 9. The network switch of claim 1 wherein the configuration table includes Longest Prefix Match search parameters. 10. The network switch of claim 1 wherein the configuration table includes logical communication lane parameters. 11. The network switch of claim wherein the configuration table includes a quality of service parameter. 12. The network switch of claim 1 wherein the configuration table includes a table entry eviction parameter. 13. The network switch of claim 1 wherein the interface module processes a table search request which is processed in accordance with parameters of the configuration table. 14. The network switch of claim 13 wherein the table search request includes a search key section and a control data section. 15. The network switch of claim 14 wherein the search key section includes parameters selected from a key size, hash function configuration and memory tile configuration. 16. The network switch of claim 14 wherein the control data section includes parameters selected from data size and data memory tile configuration. 17. The network switch of claim 1 wherein the common memory pool includes a plurality of Ternary Content Addressable Memory (TCAM) resources divided into addressable database segments. 18. The network switch of claim 17 wherein output from the TCAM resources is processed by an encoder to access Static Random Access Memory information corresponding to a TCAM hit. 19. The network switch of claim 1 wherein the common memory pool is alternately configurable for different numbers of tables and different search types. 20. The network switch of claim 1 wherein the common memory pool is alternately configurable for large capacity long latency tables and small capacity short latency tables.

Assignees

Inventors

Classifications

  • H04L45/745Primary

    Address table lookup; Address filtering · CPC title

  • using content-addressable memories [CAM] · CPC title

  • using a shared central buffer; using a shared memory · CPC title

  • Store and forward routing · CPC title

  • using longest matching prefix · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9264357B2 cover?
A network switch includes packet processing units in a first processor core. An interface module is connected to the packet processing units. The interface module supports a unified table search request interface and a unified table search response interface. A common memory pool is connected to the interface module. The common memory pool includes a variety of memory types configurable to supp…
Who is the assignee on this patent?
Xpliant Inc
What technology area does this patent fall under?
Primary CPC classification H04L45/745. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Feb 16 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).