Non-volatile, piezoelectronic memory based on piezoresistive strain produced by piezoelectric remanence

US9251884B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9251884-B2
Application numberUS-201414222813-A
CountryUS
Kind codeB2
Filing dateMar 24, 2014
Priority dateMar 24, 2014
Publication dateFeb 2, 2016
Grant dateFeb 2, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A nonvolatile memory storage device includes a ferroelectric (FE) material coupled with a piezoresistive (PR) material through an inherent piezoelectric response of the FE material, wherein an electrical resistance of the PR material is dependent on a compressive stress applied thereto, the compressive stress caused by a remanent strain of the FE material resulting from a polarization of the FE material, such that a polarized state of the FE material results in a first resistance value of the PR material, and a depolarized state of the FE material results in a second resistance value of the PR material.

First claim

Opening claim text (preview).

The invention claimed is: 1. A multibit, nonvolatile memory storage device, comprising: a first ferroelectric (FE) material and a second FE material coupled with a piezoresistive (PR) material through an inherent piezoelectric response of the first FE material and second FE material, and arranged in a single stack, wherein an electrical resistance of the PR material is dependent upon on a compressive stress applied thereto, the compressive stress caused by a remanent strain of the first FE material and the second FE material resulting from a polarization of the first FE material and a polarization of the second FE material such that the PR material is set to assume one of a first resistance value, a second resistance value, a third resistance value of the PR material, and a fourth resistance value. 2. The multibit, nonvolatile memory storage device of claim 1 , wherein: the first and second FE materials are polarized by initial application of a voltage thereacross to result in an initial polarization D s , and thereafter by removal of the voltage to leave the first and second FE materials with a remanent polarization D r ; and the first and second FE materials are depolarized by applying an alternating voltage of decreasing amplitude thereacross. 3. The multibit, nonvolatile memory storage device of claim 2 , wherein the first FE material is disposed between first and second electrodes, the second FE material is disposed between third and fourth electrodes and the PR element is disposed between the fourth electrode and a fifth electrode, and wherein the second and third electrodes are electrically insulated from one another. 4. The multibit, nonvolatile memory storage device of claim 3 , wherein: a depolarized state of the first FE material and a depolarized state of the second FE material results in the first resistance value of the PR material; the depolarized state of the first FE material and a polarized state of the second FE material results in the second resistance value of the PR material; a polarized state of the first FE material and the depolarized state of the second FE material results in the third resistance value of the PR material; and the polarized state of the first FE material and the polarized state of the second FE material results in the fourth resistance value of the PR material. 5. The multibit, nonvolatile memory storage device of claim 4 , wherein the first FE material has a thickness of about twice that of the second FE material. 6. The multibit, nonvolatile memory storage device of claim 2 , wherein the first FE material and the second FE material are in contact with one another and are disposed between first and second electrodes, and the PR element is disposed between the second electrode and a third electrode. 7. The multibit, nonvolatile memory storage device of claim 6 , wherein the first FE material and the second FE material are different from one another such that: a depolarized state of the first and second FE materials results in the first resistance value of the PR material; a first polarized state of the first and second FE materials results in the second resistance value of the PR material; a second polarized state of the first and second FE materials results in the third resistance value of the PR material; and a third polarized state of the first and second FE materials results in the fourth resistance value of the PR material. 8. The multibit, nonvolatile memory storage device of claim 1 , wherein: the first FE material, the second FE material and the PR material define a storage transistor; and the multibit, nonvolatile memory storage device further comprises an access transistor formed in the single stack with the storage transistor, the access transistor further comprising a third FE material mechanically coupled to and electrically insulated from the first FE material and the second FE material.

Assignees

Inventors

Classifications

  • Array wherein the access device being a transistor · CPC title

  • Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 · CPC title

  • Write using strain induced by, e.g. piezoelectric, thermal effects · CPC title

  • Writing or programming circuits or methods · CPC title

  • Writing or programming circuits or methods · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9251884B2 cover?
A nonvolatile memory storage device includes a ferroelectric (FE) material coupled with a piezoresistive (PR) material through an inherent piezoelectric response of the FE material, wherein an electrical resistance of the PR material is dependent on a compressive stress applied thereto, the compressive stress caused by a remanent strain of the FE material resulting from a polarization of the FE…
Who is the assignee on this patent?
IBM
What technology area does this patent fall under?
Primary CPC classification G11C13/0069. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Feb 02 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).