Electronic device
US-2024328857-A1 · Oct 3, 2024 · US
Phase correction apparatus and method
US9178554B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9178554-B2 |
| Application number | US-201414228474-A |
| Country | US |
| Kind code | B2 |
| Filing date | Mar 28, 2014 |
| Priority date | Mar 28, 2014 |
| Publication date | Nov 3, 2015 |
| Grant date | Nov 3, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A method for differential buffer phase correction comprises generating a pair of differential signals from a local oscillator, applying one of the signals to a first inverter and the other signal to a second inverter of a buffer through a differential pair of lines, applying a first positive feedback signal to the first inverter through a first feedback capacitor, wherein the first positive feedback signal is generated from an output of the second inverter and applying a second positive feedback signal to the second inverter through a second feedback capacitor, wherein the second positive feedback signal is generated from an output of the first inverter.
First claim
Opening claim text (preview).
What is claimed is: 1. An apparatus comprising: a first inverter coupled between a first input terminal and a first output terminal, wherein the first inverter comprises: a first transistor and a second transistor connected in series between a power supply and ground, wherein a first gate of the first transistor and a second gate of the second transistor are connected to an input of the first inverter; a second inverter coupled between a second input terminal and a second out…
Assignees
Inventors
Classifications
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9178554B2 cover?
- A method for differential buffer phase correction comprises generating a pair of differential signals from a local oscillator, applying one of the signals to a first inverter and the other signal to a second inverter of a buffer through a differential pair of lines, applying a first positive feedback signal to the first inverter through a first feedback capacitor, wherein the first positive fee…
- Who is the assignee on this patent?
- Futurewei Technologies Inc
- What technology area does this patent fall under?
- Primary CPC classification H04B1/18. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Tue Nov 03 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).