Buffer, and multiphase clock generator, semiconductor apparatus and system using the same
US-9847775-B2 · Dec 19, 2017 · US
Flip-flop circuit with resistive poly routing
US9148149B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9148149-B2 |
| Application number | US-201414176025-A |
| Country | US |
| Kind code | B2 |
| Filing date | Feb 7, 2014 |
| Priority date | Mar 25, 2013 |
| Publication date | Sep 29, 2015 |
| Grant date | Sep 29, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A latch circuit has a tri-state gate and a reverse tri-state gate that share the same complementary controls. The reverse tri-state gate locks an output of the tri-state gate when the tri-state gate is shut-off. The complementary control signals include a first undoped polysilicon strip. The output of the reverse tri-state gate may be coupled to the output of the tri-state gate via a second undoped polysilicon strip.
First claim
Opening claim text (preview).
The invention claimed is: 1. A latch circuit, comprising: a tri-state gate having an input, an output, and receiving complementary control signals; a reverse tri-state gate having an input, an output, and sharing the complementary control signals with the tri-state gate, wherein the reverse tri-state gate is configured to lock an output of the tri-state gate when the tri-state gate is shut-off; a first undoped polysilicon strip for generating one of the complementary control s…
Assignees
Inventors
Classifications
- H03K19/09429Primary
Electricity · mapped topic
Electricity · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9148149B2 cover?
- A latch circuit has a tri-state gate and a reverse tri-state gate that share the same complementary controls. The reverse tri-state gate locks an output of the tri-state gate when the tri-state gate is shut-off. The complementary control signals include a first undoped polysilicon strip. The output of the reverse tri-state gate may be coupled to the output of the tri-state gate via a second und…
- Who is the assignee on this patent?
- Cheng Zhihong, Wang Peidong, Freescale Semiconductor Inc
- What technology area does this patent fall under?
- Primary CPC classification H03K19/09429. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Tue Sep 29 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).