Package substrate and semiconductor package including the same
US-2024429153-A1 · Dec 26, 2024 · US
US9136159B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9136159-B2 |
| Application number | US-201213678058-A |
| Country | US |
| Kind code | B2 |
| Filing date | Nov 15, 2012 |
| Priority date | Nov 15, 2012 |
| Publication date | Sep 15, 2015 |
| Grant date | Sep 15, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Methods and systems for a semiconductor device package with a die-to-packing substrate first bond are disclosed and may include bonding a first semiconductor die to a packaging substrate, applying an underfill material between the first semiconductor die and the packaging substrate, and bonding one or more additional die to the first semiconductor die. The additional die may comprise electronic devices. The first semiconductor die may comprise an interposer die or may comprise electronic devices. The first semiconductor die may be bonded to the packaging substrate utilizing a mass reflow process or a thermal compression process. The additional die may be bonded to the first die utilizing a mass reflow process or a thermal compression process. The bonded die may be encapsulated in a mold material, which may comprise a polymer. The one or more additional die may comprise micro-bumps for coupling to the first semiconductor die.
Opening claim text (preview).
What is claimed is: 1. A method for semiconductor packaging, the method comprising: bonding a silicon interposer die to a packaging substrate; applying an underfill material between said bonded silicon interposer die and said packaging substrate; and bonding one or more additional die to said bonded silicon interposer die; wherein said one or more additional die comprise electronic devices; and wherein said bonding of said one or more additional die comprises: adhering sa…
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.