Semiconductor device structure
US-2024013845-A1 · Jan 11, 2024 · US
Methods of forming secured metal gate antifuse structures
US9123724B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9123724-B2 |
| Application number | US-201314134097-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 19, 2013 |
| Priority date | Mar 31, 2011 |
| Publication date | Sep 1, 2015 |
| Grant date | Sep 1, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
Methods of forming and using a microelectronic structure are described. Embodiments include forming a diode between a metal fuse gate and a PMOS device, wherein the diode is disposed between a contact of the metal fuse gate and a contact of the PMOS device, and wherein the diode couples the contact of the metal fuse gate to the contact of the PMOS device.
First claim
Opening claim text (preview).
What is claimed is: 1. A method comprising: forming a metal fuse gate adjacent a PMOS programming gate, wherein the metal fuse gate adjacent the PMOS programming gate comprises a portion of an anti-fuse circuit; and forming a conductive trace between a gate contact of the metal fuse gate and a source/drain contact of the PMOS programming gate, wherein the conductive trace comprises a portion of a parallel diode within the metal fuse gate, and is configured to prevent a charge bu…
Assignees
Inventors
Classifications
Electricity · mapped topic
- H10W20/491Primary
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9123724B2 cover?
- Methods of forming and using a microelectronic structure are described. Embodiments include forming a diode between a metal fuse gate and a PMOS device, wherein the diode is disposed between a contact of the metal fuse gate and a contact of the PMOS device, and wherein the diode couples the contact of the metal fuse gate to the contact of the PMOS device.
- Who is the assignee on this patent?
- Intel Corp
- What technology area does this patent fall under?
- Primary CPC classification H10W20/491. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Tue Sep 01 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).