Vehicle-mounted device, vehicle-mounted communication system, and time synchronization method
US-12457090-B2 · Oct 28, 2025 · US
US9106400B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9106400-B2 |
| Application number | US-201213658341-A |
| Country | US |
| Kind code | B2 |
| Filing date | Oct 23, 2012 |
| Priority date | Oct 23, 2012 |
| Publication date | Aug 11, 2015 |
| Grant date | Aug 11, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
An apparatus for coarse phase alignment of an analog signal comprising: a tapped delay line, a coarse phase alignment logic circuit coupled to the tapped delay line, and a selector coupled to the tapped delay and the coarse phase alignment logic circuit. An apparatus for timing and data recovery for burst mode receivers comprising: a receiver, a coarse phase alignment circuit coupled to the receiver, at least one analog to digital converter (ADC) coupled to the coarse phase alignment circuit such that the coarse phase alignment circuit is positioned between the receiver and the ADC, and a fine phase alignment circuit coupled to the ADC such that the ADC is positioned between the coarse phase alignment circuit and the fine phase alignment circuit, wherein the fine phase alignment circuit produces a recovered data output.
Opening claim text (preview).
What is claimed is: 1. An apparatus for coarse phase alignment of an analog signal comprising: a tapped delay line configured to output N delayed signals, wherein each delayed signal has a delay based on a bit period, N, and M; a coarse phase alignment logic circuit coupled to the tapped delay line; and a selector coupled to the tapped delay line and the coarse phase alignment logic circuit and configured to receive the N delayed signals, wherein N is an integer greater than 1…
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.