Clock and data recovery architecture with adaptive digital phase skew
US-2015016497-A1 · Jan 15, 2015 · US
Method and apparatus for baud-rate timing recovery
US9596108B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9596108-B2 |
| Application number | US-201414292743-A |
| Country | US |
| Kind code | B2 |
| Filing date | May 30, 2014 |
| Priority date | May 30, 2014 |
| Publication date | Mar 14, 2017 |
| Grant date | Mar 14, 2017 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
Described is an apparatus which comprises: a Decision Feedback Equalizer (DFE); and a phase detector, operationally coupled to the DFE, to set a sampling phase based on a first post-cursor value of a composite pulse response being substantially equal to zero when the phase detector collects data bits having current bit and next bit such that value of the current bit is unequal to a value of the next bit.
First claim
Opening claim text (preview).
We claim: 1. An apparatus comprising: a decision feedback equalizer; a first phase detector, operationally coupled to the decision feedback equalizer, to set a sampling phase based on a first post-cursor value of a composite pulse response being substantially equal to zero when the first phase detector collects data bits having a current bit and a next bit such that a value of the current bit is unequal to a value of the next bit; and a second phase detector to set initial con…
Assignees
Inventors
Classifications
- H04L25/03146Primary
Electricity · mapped topic
- H04L25/03949Primary
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
- H04L1/0054Primary
Electricity · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9596108B2 cover?
- Described is an apparatus which comprises: a Decision Feedback Equalizer (DFE); and a phase detector, operationally coupled to the DFE, to set a sampling phase based on a first post-cursor value of a composite pulse response being substantially equal to zero when the phase detector collects data bits having current bit and next bit such that value of the current bit is unequal to a value of the…
- Who is the assignee on this patent?
- Intel Corp
- What technology area does this patent fall under?
- Primary CPC classification H04L25/03146. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Tue Mar 14 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).