Semiconductor devices and methods for manufacturing the same
US-2015325703-A1 · Nov 12, 2015 · US
US9105570B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9105570-B2 |
| Application number | US-201213548783-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jul 13, 2012 |
| Priority date | Jul 13, 2012 |
| Publication date | Aug 11, 2015 |
| Grant date | Aug 11, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
An embodiment is a method comprising diffusing carbon through a surface of a substrate, implanting carbon through the surface of the substrate, and annealing the substrate after the diffusing the carbon and implanting the carbon through the surface of the substrate. The substrate comprises a first gate, a gate spacer, an etch stop layer, and an inter-layer dielectric. The first gate is over a semiconductor substrate. The gate spacer is along a sidewall of the first gate. The etch stop layer is on a surface of the gate spacer and over a surface of the semiconductor substrate. The inter-layer dielectric is over the etch stop layer. The surface of the substrate comprises a surface of the inter-layer dielectric.
Opening claim text (preview).
What is claimed is: 1. A method comprising: diffusing carbon through a planar surface of a substrate, the substrate comprising: a first gate over a semiconductor substrate, a gate spacer along a sidewall of the first gate, an etch stop layer on a surface of the gate spacer and over a surface of the semiconductor substrate, and an inter-layer dielectric over the etch stop layer, wherein the planar surface of the substrate includes a surface of the etch stop layer and a surfa…
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.