Multi-purpose IO pads/bumps on semiconductor chips to maximize chip-to-chip data connectivity
US-12182051-B1 · Dec 31, 2024 · US
US9105560B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9105560-B2 |
| Application number | US-201314105569-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 13, 2013 |
| Priority date | Dec 21, 2012 |
| Publication date | Aug 11, 2015 |
| Grant date | Aug 11, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Devices and systems comprising driver circuits are disclosed for MOSFET driven, normally-on gallium nitride (GaN) power transistors. Preferably, a low power, high speed CMOS driver circuit with an integrated low voltage, lateral MOSFET driver is series coupled, in a hybrid cascode arrangement to a high voltage GaN HEMT, for improved control of noise and voltage transients. Co-packaging of a GaN transistor die and a CMOS driver die using island topology contacts, through substrate vias, and a flip-chip, stacked configuration provides interconnections with low inductance and resistance, and provides effective thermal management. Co-packaging of a CMOS input interface circuit with the CMOS driver and GaN transistor allows for a compact, integrated CMOS driver with enhanced functionality including shut-down and start-up conditioning for safer operation, particularly for high voltage and high current switching. Preferred embodiments also provide isolated, self-powered, high speed driver devices, with reduced input losses.
Opening claim text (preview).
The invention claimed is: 1. A system comprising a cascode arrangement of a normally-on depletion mode high voltage GaN FET driven by a normally-off driver MOSFET, and a driver circuit; wherein the GaN FET is fabricated on a first substrate die (GaN die) and the driver circuit comprises a CMOS driver circuit fabricated on a second substrate die (CMOS die), the driver MOSFET being integrated with the driver circuit; the GaN die comprising an arrangement of a plurality of front-si…
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.