Mechanism To Enhance PCIe Generation Switching
US-2024427710-A1 · Dec 26, 2024 · US
Memory card having plurality of interface ports, memory card system, and data communication method for the memory card
US9104816B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9104816-B2 |
| Application number | US-2059608-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jan 28, 2008 |
| Priority date | Jan 26, 2007 |
| Publication date | Aug 11, 2015 |
| Grant date | Aug 11, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A memory card is disclosed including first and second host interfaces facilitating the communication of data between the memory card and a host using, respectively, first and second protocols, wherein the first protocol defines low-speed operations and the second protocol defines high-speed operations for the memory card. The second host interface is only enabled in response to an indication by the host device of a high-speed memory card operation.
First claim
Opening claim text (preview).
What is claimed is: 1. A memory card comprising: a first communication port facilitating connection between a host and a first host interface, the first host interface facilitating communication of data between the memory card and a host using a first protocol; a second communication port, connected to a second host interface through a plurality of conductive lines, facilitating connection between the host and the second host interface, the second host interface facilitating com…
Assignees
Inventors
Classifications
Physics · mapped topic
Cross-Sectional Technologies · mapped topic
Physics · mapped topic
- G06F13/385Primary
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9104816B2 cover?
- A memory card is disclosed including first and second host interfaces facilitating the communication of data between the memory card and a host using, respectively, first and second protocols, wherein the first protocol defines low-speed operations and the second protocol defines high-speed operations for the memory card. The second host interface is only enabled in response to an indication by…
- Who is the assignee on this patent?
- Lee Kee-Hoon, Samsung Electronics Co Ltd
- What technology area does this patent fall under?
- Primary CPC classification G06F13/385. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Aug 11 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).