Diodes with multiple junctions and fabrication methods therefor

US9093567B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9093567-B2
Application numberUS-201314072151-A
CountryUS
Kind codeB2
Filing dateNov 5, 2013
Priority dateNov 5, 2013
Publication dateJul 28, 2015
Grant dateJul 28, 2015

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An embodiment of a diode includes a semiconductor substrate, a first contact region having a first conductivity type, a second contact region laterally spaced from the first contact region, and having a second conductivity type, an intermediate region disposed in the semiconductor substrate between the first and second contact regions, electrically connected with the first contact region, and having the first conductivity type, and a buried region disposed in the semiconductor substrate, having the second conductivity type, and electrically connected with the second contact region. The buried region extends laterally across the first contact region and the intermediate region to establish first and second junctions, respectively. The first junction has a lower breakdown voltage than the second junction.

First claim

Opening claim text (preview).

The invention claimed is: 1. A diode comprising: a semiconductor substrate having a surface; a first contact region disposed at the surface of the semiconductor substrate and having a first conductivity type; a second contact region disposed at the surface of the semiconductor substrate, laterally spaced from the first contact region, and having a second conductivity type; an intermediate region disposed in the semiconductor substrate between the first and second contact regions, electrically connected with the first contact region, and having the first conductivity type; and a buried region disposed in the semiconductor substrate, having the second conductivity type, and electrically connected with the second contact region; wherein the buried region extends laterally across the first contact region and the intermediate region to establish first and second junctions, respectively; and wherein the first junction has a lower breakdown voltage than the second junction. 2. The diode of claim 1 , further comprising a further buried region disposed in the semiconductor substrate, having the second conductivity type, and electrically connected with the second contact region, wherein: the further buried region is disposed adjacent the first contact region to establish a third junction; and the third junction has a lower breakdown voltage than the first and second junctions. 3. The diode of claim 2 , wherein the further buried region is laterally spaced from the intermediate region such that the first and second junctions are disposed between the third junction and the second contact region. 4. The diode of claim 2 , wherein the buried region and the further buried region have dopant concentration levels on a same order of magnitude. 5. The diode of claim 2 , wherein the further buried region is disposed on the buried region between the first contact region and the buried region. 6. The diode of claim 1 , wherein the intermediate region and the second contact region are configured as respective rings that surround the first contact region. 7. The diode of claim 1 , further comprising a ring-shaped well region in the semiconductor substrate, electrically connected with the buried region, and having the second conductivity type, wherein: the second contact region is disposed in the ring-shaped well region; and the ring-shaped well region has a higher dopant concentration level than the buried region. 8. The diode of claim 1 , further comprising a silicide block supported by the semiconductor substrate and disposed over the intermediate region. 9. A diode comprising: a semiconductor substrate having a surface; a first contact region disposed at the surface of the semiconductor substrate and having a first conductivity type; a second contact region disposed at the surface of the semiconductor substrate, laterally spaced from the first contact region, and having a second conductivity type; an intermediate region disposed in the semiconductor substrate between the first and second contact regions, electrically connected with the first contact region, and having the first conductivity type; and a buried region disposed in the semiconductor substrate, having the second conductivity type, and electrically connected with the second contact region; wherein the buried region extends laterally from the second contact region to the first contact region and across the intermediate region to establish first and second junctions with the first contact region and the intermediate region, respectively; and wherein the first junction has a lower breakdown voltage than the second junction. 10. The diode of claim 9 , further comprising a further buried region disposed in the semiconductor substrate, having the second conductivity type, and electrically connected with the second contact region, wherein: the further buried region is disposed adjacent the first contact region to establish a third junction; the third junction has a lower breakdown voltage than the first and second junctions. 11. The diode of claim 10 , wherein the further buried region is laterally spaced from the intermediate region such that the first and second junctions are disposed between the third junction and the second contact region. 12. The diode of claim 10 , wherein the further buried region is disposed on the buried region between the first contact region and the buried region. 13. The diode of claim 9 , wherein the intermediate region and the second contact region are configured as respective rings that surround the first contact region. 14. The diode of claim 9 , further comprising a silicide block supported by the semiconductor substrate and disposed over the intermediate region.

Assignees

Inventors

Classifications

  • into Group IV semiconductors · CPC title

  • of electrically active species · CPC title

  • into semiconductor materials, e.g. for doping · CPC title

  • of metal-silicide materials · CPC title

  • Cathode regions of diodes · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9093567B2 cover?
An embodiment of a diode includes a semiconductor substrate, a first contact region having a first conductivity type, a second contact region laterally spaced from the first contact region, and having a second conductivity type, an intermediate region disposed in the semiconductor substrate between the first and second contact regions, electrically connected with the first contact region, and h…
Who is the assignee on this patent?
Lin Xin, Yang Hongning, Zuo Jiang-Kai, and 1 more
What technology area does this patent fall under?
Primary CPC classification H10D8/00. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jul 28 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).