Indirect acquisition of a signal from a device under test
US-12135353-B2 · Nov 5, 2024 · US
Generalized modular redundancy fault tolerance method for combinational circuits
US9075111B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9075111-B2 |
| Application number | US-201314047869-A |
| Country | US |
| Kind code | B2 |
| Filing date | Oct 7, 2013 |
| Priority date | Oct 7, 2013 |
| Publication date | Jul 7, 2015 |
| Grant date | Jul 7, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A fault tolerance method for combinational circuits is provided. In order to increase reliability of combinational circuits, extra redundant modules are added to the circuit logic. The method further utilizes redundancy techniques to improve soft error reliability, and is based on probability of occurrence for combinations at the outputs of circuits, thus enhancing the reliability of the combinational circuits.
First claim
Opening claim text (preview).
We claim: 1. A generalized modular redundancy fault tolerance method for a combinational circuit, comprising the steps of: setting a protection threshold thr for identifying dominant combinations at the outputs of the combinational circuit, wherein a combination S is dominant if probability of occurrence for the combination S is greater than the threshold thr; generating a truth table of the combinational circuit; for each output i of the combinational circuit, calculating pro…
Assignees
Inventors
Classifications
- G01R31/3177Primary
Physics · mapped topic
Physics · mapped topic
- H03K19/00392Primary
Electricity · mapped topic
Electricity · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9075111B2 cover?
- A fault tolerance method for combinational circuits is provided. In order to increase reliability of combinational circuits, extra redundant modules are added to the circuit logic. The method further utilizes redundancy techniques to improve soft error reliability, and is based on probability of occurrence for combinations at the outputs of circuits, thus enhancing the reliability of the combin…
- Who is the assignee on this patent?
- Univ King Fahd Pet & Minerals
- What technology area does this patent fall under?
- Primary CPC classification G01R31/3177. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Jul 07 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).