Package-aware state-based leakage power reduction
US-2016329895-A1 · Nov 10, 2016 · US
Flip-flop having shared feedback and method of operation
US9059687B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9059687-B2 |
| Application number | US-201414316315-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jun 26, 2014 |
| Priority date | Oct 28, 2009 |
| Publication date | Jun 16, 2015 |
| Grant date | Jun 16, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A method of operating a circuit includes receiving a first data signal at a first node. The first node is coupled to a second node to couple the first data signal to the second node. After coupling the first node to the second node, an inversion is enabled from the second node to a third node. An inversion from the third node to the fourth node is provided. After the enabling the inversion from the second node to the third node, the first node is decoupled from the second node. After the enabling the inversion from the second node to the third node, the second node is coupled to the third node. An inversion from the fourth node to the third node is enabled and the second node is decoupled from the fourth node.
First claim
Opening claim text (preview).
What is claimed is: 1. A circuit comprising: a first transmission gate having a first terminal coupled to a first node and a second terminal coupled to a second node; a first inverting element having an input coupled to a third node and an output coupled to a fourth node; a second transmission gate having a first terminal coupled to the second node and a second terminal coupled to the fourth node; and a logic circuit having a first input coupled to the second node, a second…
Assignees
Inventors
Classifications
- H03K3/356156Primary
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
- H03K3/0372Primary
Electricity · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9059687B2 cover?
- A method of operating a circuit includes receiving a first data signal at a first node. The first node is coupled to a second node to couple the first data signal to the second node. After coupling the first node to the second node, an inversion is enabled from the second node to a third node. An inversion from the third node to the fourth node is provided. After the enabling the inversion from…
- Who is the assignee on this patent?
- Ramaraju Ravindraraj, Kenkare Prashant U, Freescale Semiconductor Inc
- What technology area does this patent fall under?
- Primary CPC classification H03K3/356156. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Tue Jun 16 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).