Electro-rheological micro-channel anisotropic cooled integrated circuits and methods thereof

US9052724B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9052724-B2
Application numberUS-201213568248-A
CountryUS
Kind codeB2
Filing dateAug 7, 2012
Priority dateAug 7, 2012
Publication dateJun 9, 2015
Grant dateJun 9, 2015

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An integrated circuit chip having micro-channels formed in multiple regions of the integrated circuit chip and a method of cooling the integrated circuit chip. The method includes for any region of the multiple regions, allowing a coolant to flow through micro-channels of the region only when a temperature of the region exceed a first specified temperature and blocking the coolant from flowing through the micro-channels of the region when a temperature of the region is below a second specified temperature.

First claim

Opening claim text (preview).

What is claimed is: 1. A method of cooling an integrated circuit chip having micro-channels formed in multiple regions of said integrated circuit chip, comprising: for any region of said multiple regions, allowing a coolant to flow through micro-channels of said region only when a temperature of said region exceed a first specified temperature and blocking said coolant from flowing through said micro-channels of said region when a temperature of said region is below a second specified temperature; and wherein said blocking said coolant from flowing includes applying an electrical field across said micro-channels in said region. 2. The method of claim 1 , wherein said coolant is an electro-rheological fluid. 3. The method of claim 1 , and wherein said allowing said coolant to flow includes (i) not applying an electric field across said micro-channels in said region or (ii) removing an electric field previously applied across said micro-channels in said region. 4. The method of claim 1 , wherein said micro-channels are formed in a supporting substrate proximate to a backside of said integrated circuit chip and functional circuits are formed in a semiconductor layer of said integrated circuit chip proximate to a frontside of said integrated circuit chip. 5. A method of cooling an integrated circuit chip having micro-channels formed in multiple regions of said integrated circuit chip, comprising: (a) powering said integrated circuit chip; (b) measuring a temperature of a region of multiple regions of said integrated circuit chip; (c) if said temperature exceeds a first specified temperature, allowing a coolant to flow through said micro-channels in said region; (d) if said temperature is below a second specified temperature, blocking said coolant from flowing through said micro-channels in said region by applying an electrical field across said micro-channels in said region to increase the viscosity of said coolant above a viscosity of said coolant in the absence of an electrical field; and (e) repeating steps (b) through (d) as long as said integrated circuit chip is powered. 6. The method of claim 5 , wherein said coolant is an electro-rheological fluid having a lower viscosity in the absence of an electric field and a higher viscosity in the presence of an electric field. 7. The method of claim 5 , wherein said allowing said coolant to flow includes (i) not applying an electric field across said micro-channels in said region or (ii) removing an electric field previously applied across said micro-channels in said region so said coolant has a lower viscosity than a viscosity of said coolant in the presence of an electric field. 8. The method of claim 5 , wherein said micro-channels are formed in a supporting substrate proximate to a backside of said integrated circuit chip and functional circuits are formed in a semiconductor layer of said integrated circuit chip proximate to a frontside of said integrated circuit chip. 9. The method of claim 8 , wherein opposite ends of said micro-channels are connected to first and second reservoirs in said supporting substrate proximate to said backside of said integrated circuit chip and said coolant is circulated from said first reservoir, through unblocked micro-channels to said second reservoir and back to said first reservoir, said fluid being cooled during said circulation. 10. A method of cooling an integrated circuit chip having micro-channels formed in multiple regions of said integrated circuit chip, comprising: (a) powering said integrated circuit chip; (b) measuring a first temperature of a first region of said multiple regions of said integrated circuit chip and measuring a second temperature of a second region of said multiple region of said integrated circuit chip; (c) if said first temperature and said second temperature are not the same within a first range, then blocking coolant to flow through said micro-channels in the cooler of said first and second regions by applying an electrical field across said micro-channels in said cooler of said first and second regions to increase the viscosity of said coolant above a viscosity of said coolant in the absence of an electrical field and allowing coolant to flow through said micro-channels in the warmer of said first and second regions; and (d) repeating steps (b) and (c) as long as said integrated circuit chip is powered. 11. The method of claim 10 , further including between (c) and (d): (i) if said first temperature and said second temperature are the same within said first range and said first temperature and said second temperature are above a second range about a preset maximum temperature, then allowing coolant to flow through said micro-channels in both said first and second regions; or (ii) if said first temperature and said second temperature are the same within said first range and said first temperature and said second temperature are below a second range about said preset maximum temperature, then blocking coolant from flowing through said micro-channels in both said first and second regions. 12. The method of claim 10 , wherein said coolant is an electro-rheological fluid having a lower viscosity in the absence of an electric field and a higher viscosity in the presence of an electric field. 13. The method of claim 10 , wherein said allowing said coolant flow includes (i) not applying an electric field across said micro-channels in said region or (ii) removing an electric field previously applied across said micro-channels in said region so (iii) said coolant has a lower viscosity than a viscosity of said coolant in the presence of an electric field. 14. The method of claim 10 , wherein said micro-channels are formed in a supporting substrate proximate to a backside of said integrated circuit chip and functional circuits are formed in a semiconductor layer of said integrated circuit chip proximate to a frontside of said integrated circuit chip. 15. The method of claim 14 , wherein opposite ends of said micro-channels are connected to first and second reservoirs in said supporting substrate proximate to said backside of said integrated circuit chip and said coolant is circulated from said first reservoir, through unblocked micro-channels to said second reservoir and back to said first reservoir, said fluid being cooled during said circulation. 16. A structure, comprising: an integrated circuit chip having a frontside and a backside; micro-channels formed in a supporting substrate proximate to a backside of said integrated circuit chip and functional circuits formed in a semiconductor layer of said integrated circuit chip proximate to a frontside of said integrated circuit chip, opposite ends of said micro-channels connected to first and second reservoirs in said supporting substrate proximate to said backside of said integrated circuit chip; a coolant filling said micro-channels and said first and second reservoirs; means for circulating said coolant from said first reservoir through said micro-channels to said second reservoir and from said second reservoir back to said first reservoir; flow control means for (i) allowing said coolant to flow through micro-channels within regions of said integrated circuit chip only when temperatures of said regions exceed a first specified temperature and for (ii) blocking said coolant from flowing through micro-channels of regions of said integrated circuit chip when a temperature of said regions is below a second specified temperature; and wherein said coolant is an electro-rheological fluid having a lower viscosity in the absence of an electri

Assignees

Inventors

Classifications

  • between a chip and a stacked insulating package substrate, interposer or RDL · CPC title

  • Fan-out layouts · CPC title

  • by flowing liquids, e.g. forced water cooling · CPC title

  • comprising Peltier coolers · CPC title

  • Accessories for moving fluid, for expanding fluid, for connecting fluid conduits, for distributing fluid, for removing gas or for preventing leakage, e.g. pumps, tanks or manifolds · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9052724B2 cover?
An integrated circuit chip having micro-channels formed in multiple regions of the integrated circuit chip and a method of cooling the integrated circuit chip. The method includes for any region of the multiple regions, allowing a coolant to flow through micro-channels of the region only when a temperature of the region exceed a first specified temperature and blocking the coolant from flowing …
Who is the assignee on this patent?
Bernstein Kerry, Goodnow Kenneth J, Ogilvie Clarence R, and 1 more
What technology area does this patent fall under?
Primary CPC classification G05D23/1919. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Jun 09 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).