Method and apparatus for controlling sparse refresh of a self-refreshing display device using a communications path with an auxiliary communications channel for delivering data to the display

US9047085B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9047085-B2
Application numberUS-201113047642-A
CountryUS
Kind codeB2
Filing dateMar 14, 2011
Priority dateMar 14, 2011
Publication dateJun 2, 2015
Grant dateJun 2, 2015

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method and apparatus for controlling sparse refresh of a self-refreshing display device coupled to a graphics controller are disclosed. The display device includes capabilities to drive the display based on video signals generated from a local frame buffer. The graphics controller may optimally be placed in one or more power-saving states when the display device is operating in a panel self-refresh mode. When exiting the power-saving state to update the image displayed by the display device, a fast-resume initialization routine may be run to reconfigure the GPU when operating in a sparse refresh mode, i.e., where the image being displayed on the display device is updated infrequently. In such cases, the graphics controller may be configured to receive instructions and data from a central processing unit via an alternative low-bandwidth communications path instead of the high-bandwidth communications path used in normal operation.

First claim

Opening claim text (preview).

What is claimed is: 1. A method for controlling a display device that has self-refresh capabilities, the method comprising: exiting a power-saving state, wherein the power-saving state comprises a state where a graphics processing unit (GPU) is placed in a sleep state and a transmitter side of a communications path coupled between the GPU and the display device is shut down; executing a fast resume routine that includes only a portion of the operations included in a full initialization routine; generating updated pixel data for display on the display device based on commands and data received via an auxiliary communications channel that is included in the communications path; causing the display device to exit a panel self-refresh mode after the commands and data are received via the auxiliary communications channel; transmitting the updated pixel data to the display device; and continuing with a full initialization operation that includes operations not included in the fast resume routine after transmitting the updated pixel data to the display device. 2. The method of claim 1 , wherein the updated pixel data comprises a portion of a video frame. 3. The method of claim 1 , wherein the updated pixel data comprises one or more complete video frames. 4. The method of claim 1 , further comprising causing the display device to re-enter the panel self-refresh mode once the updated pixel data has been transmitted to the display device. 5. The method of claim 1 , wherein the step of returning to the power-saving state comprises causing a voltage regulator that provides a supply voltage to a graphics processing unit (GPU) to be turned off. 6. The method of claim 1 , wherein the step of executing the fast resume routine comprises executing one or more instructions stored in a non-volatile memory coupled to a graphics processing unit (GPU). 7. The method of claim 6 , wherein the non-volatile memory comprises a dedicated flash memory coupled to the GPU via a serial bus. 8. A system for controlling a display device that has self-refresh capabilities, the system comprising a graphics processing unit (GPU) coupled to the display device and configured to: exit a power-saving state, wherein the power0-saving state comprises a state where a graphics processing unit (GPU) is placed in a sleep state and a transmitter side of a communications path coupled between the GPU and the display device is shut down; execute a fast resume routine that includes only a portion of the operations included in a full initialization routine; generate updated pixel data for display on the display device based on commands and data received via an auxiliary communications channel that is included in the communications path; causing the display device to exit a panel self-refresh mode after the commands and data are received via the auxiliary communications channel; transmit the updated pixel data to the display device; and continuing with a full initialization operation that includes operations not included in the fast resume routine after transmitting the updated pixel data to the display device. 9. The system of claim 8 , wherein the updated pixel data comprises a portion of a video frame. 10. The system of claim 8 , wherein the updated pixel data comprises one or more complete video frames. 11. The system of claim 8 , the GPU further configured to: cause the display device to re-enter the panel self-refresh mode once the updated pixel data has been transmitted to the display device. 12. The system of claim 8 , wherein the step of returning to the power-saving state comprises causing a voltage regulator that provides a supply voltage to the GPU to be turned off. 13. The system of claim 8 , wherein the step of executing the fast resume routine comprises executing one or more instructions stored in a non-volatile memory coupled to the GPU. 14. The system of claim 13 , wherein the non-volatile memory comprises a dedicated flash memory coupled to the GPU via a serial bus. 15. A non-transitory machine-readable storage medium including instructions that, when executed by a processor, perform the steps of: exiting a power-saving state, wherein the power-saving state comprises a state where a graphics processing unit (GPU) is placed in a sleep state and a transmitter side of a communications path coupled between the GPU and the display device is shut down; executing a fast resume routine that includes only a portion of the operations included in a full initialization routine; generating updated pixel data for display on the display device based on commands and data received via an auxiliary communications channel that is included in the communications path; causing the display device to exit a panel self-refresh mode after the commands and data are received via the auxiliary communications; transmitting the updated pixel data to the display device; and continuing with a full initialization operation that includes operations not included in the fast resume routine after transmitting the updated pixel data to the display device. 16. The non-transitory machine-readable storage medium of claim 15 , wherein the updated pixel data comprises a portion of a video frame. 17. The non-transitory machine-readable storage medium of claim 15 , wherein the updated pixel data comprises one or more complete video frames. 18. The non-transitory machine-readable storage medium of claim 15 , the steps further comprising: causing the display device to re-enter the panel self-refresh mode once the updated pixel data has been transmitted to the display device. 19. The method of claim 1 , wherein the step of returning to the power saving state comprises turning off power to one or more frame buffers. 20. The method of claim 1 , wherein secondary data packets that include messages that cause the display device to exit the panel self-refresh mode replace a plurality of dummy symbols in a signal transmitted to the display device during link symbol clock cycles. 21. The method of claim 1 , wherein exiting a power-saving state comprises a graphics processing unit (GPU) performing a subset of a cold-boot sequence. 22. The method of claim 19 , wherein each of the one or more frame buffers are sized to hold one frame of stereoscopic video data, and wherein each frame of stereoscopic video data includes two uncompressed frames of pixel data. 23. The method of claim 1 , wherein: the fast resume routine comprises: loading processor state from data stored in a flash device; querying an embedded controller to determine a reason for which the power-saving state was exited; and determining that the reason was to perform a sparse refresh operation; and the full initialization operation is continued after transmitting the updated pixel data in response to determining that the reason was to perform the sparse refresh operation.

Assignees

Inventors

Classifications

  • Cross-Sectional Technologies · mapped topic

  • General purpose rendering architectures · CPC title

  • Power management, e.g. power saving · CPC title

  • Cross-Sectional Technologies · mapped topic

  • G06F1/3265Primary

    Power saving in display device · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9047085B2 cover?
A method and apparatus for controlling sparse refresh of a self-refreshing display device coupled to a graphics controller are disclosed. The display device includes capabilities to drive the display based on video signals generated from a local frame buffer. The graphics controller may optimally be placed in one or more power-saving states when the display device is operating in a panel self-r…
Who is the assignee on this patent?
Wyatt David, Stears David Matthew, Nvidia Corp
What technology area does this patent fall under?
Primary CPC classification G06F1/3265. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Jun 02 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).