Processor system including table-based memory protection for improved performance for shared memory
US-2024273030-A1 · Aug 15, 2024 · US
Technique to share information among different cache coherency domains
US9035959B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9035959-B2 |
| Application number | US-5760108-A |
| Country | US |
| Kind code | B2 |
| Filing date | Mar 28, 2008 |
| Priority date | Mar 28, 2008 |
| Publication date | May 19, 2015 |
| Grant date | May 19, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A technique to enable information sharing among agents within different cache coherency domains. In one embodiment, a graphics device may use one or more caches used by one or more processing cores to store or read information, which may be accessed by one or more processing cores in a manner that does not affect programming and coherency rules pertaining to the graphics device.
First claim
Opening claim text (preview).
What is claimed is: 1. An apparatus comprising: a first cache and a second cache within a graphics logic coherency domain, wherein the first cache is at a lower level in a cache hierarchy than the second cache; a central processing unit (CPU) to access information stored in the first cache using a physical address, wherein the CPU is in a different coherency domain than the graphics logic. 2. The apparatus of claim 1 , wherein the graphics logic is to stor…
Assignees
Inventors
Classifications
- G06F12/0822Primary
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
- G06F12/0831Primary
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9035959B2 cover?
- A technique to enable information sharing among agents within different cache coherency domains. In one embodiment, a graphics device may use one or more caches used by one or more processing cores to store or read information, which may be accessed by one or more processing cores in a manner that does not affect programming and coherency rules pertaining to the graphics device.
- Who is the assignee on this patent?
- Offen Zeev, Berkovits Ariel, Piazza Thomas A, and 4 more
- What technology area does this patent fall under?
- Primary CPC classification G06F12/0822. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue May 19 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).