Stacked memory with redundancy
US-2015357002-A1 · Dec 10, 2015 · US
Column repair circuit
US8995212B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8995212-B2 |
| Application number | US-201213585169-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 14, 2012 |
| Priority date | May 25, 2012 |
| Publication date | Mar 31, 2015 |
| Grant date | Mar 31, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A column repair circuit of a semiconductor memory apparatus includes a plurality of mats and performs a column repair operation to replace failed cells among a plurality of memory cells provided in the mats. The column repair circuit includes two or more fuse units configured to perform the column repair operation. Each of the fuse units includes a plurality of fuses, and is configured in such a manner that m mats correspond to one fuse or n mats correspond to one fuse, where m and n are natural numbers equal to or more than 1 and different from each other.
First claim
Opening claim text (preview).
What is claimed is: 1. A column repair circuit of a semiconductor memory apparatus, which includes a plurality of mats and performs a column repair operation to replace failed cells among a plurality of memory cells provided in the mats, the column repair circuit comprising: two or more fuse units configured to perform the column repair operation; and a combined mat address generation unit configured to receive mat addresses and generate first combined mat addresses combined in…
Assignees
Inventors
Classifications
- G11C29/808Primary
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8995212B2 cover?
- A column repair circuit of a semiconductor memory apparatus includes a plurality of mats and performs a column repair operation to replace failed cells among a plurality of memory cells provided in the mats. The column repair circuit includes two or more fuse units configured to perform the column repair operation. Each of the fuse units includes a plurality of fuses, and is configured in such …
- Who is the assignee on this patent?
- Park Nak Kyu, Sk Hynix Inc
- What technology area does this patent fall under?
- Primary CPC classification G11C29/808. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Mar 31 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).