Transistors, methods of manufacturing thereof, and image sensor circuits with reduced RTS noise

US8994082B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-8994082-B2
Application numberUS-201113250856-A
CountryUS
Kind codeB2
Filing dateSep 30, 2011
Priority dateSep 30, 2011
Publication dateMar 31, 2015
Grant dateMar 31, 2015

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Transistors, methods of manufacturing thereof, and image sensor circuits with reduced random telegraph signal (RTS) noise are disclosed. In one embodiment, a transistor includes a channel disposed between two isolation regions in a workpiece. The channel has edge regions proximate the isolation regions and a central region between the edge regions. The transistor includes a gate dielectric disposed over the channel, and a gate disposed over the gate dielectric. The transistor includes a voltage threshold modification feature proximate the edge regions configured to increase a voltage threshold of the transistor proximate edge regions relative to the central region of the channel.

First claim

Opening claim text (preview).

What is claimed is: 1. A transistor, comprising: a channel disposed between two isolation regions laterally spaced apart by an uninterrupted portion of a semiconductor material in a workpiece, the channel comprising edge regions proximate the isolation regions and a central region between the edge regions; a gate dielectric disposed over the channel and extending over a portion of the two isolation regions; and a voltage threshold modification feature configured to increase a…

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Next steps

Free tools are coming soon. Tell us what you want to track and we'll notify you.

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US8994082B2 cover?
Transistors, methods of manufacturing thereof, and image sensor circuits with reduced random telegraph signal (RTS) noise are disclosed. In one embodiment, a transistor includes a channel disposed between two isolation regions in a workpiece. The channel has edge regions proximate the isolation regions and a central region between the edge regions. The transistor includes a gate dielectric disp…
Who is the assignee on this patent?
Hung Feng-Chi, Sze Jhy-Jyi, Wuu Shou-Gwo, and 1 more
What technology area does this patent fall under?
Primary CPC classification H10P30/204. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Mar 31 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).