Systems and methods for characterizing devices
US-9217772-B2 · Dec 22, 2015 · US
Emulator verification system, emulator verification method
US8990624B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8990624-B2 |
| Application number | US-201113809947-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jul 1, 2011 |
| Priority date | Jul 13, 2010 |
| Publication date | Mar 24, 2015 |
| Grant date | Mar 24, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
In order to rapidly perform verification processing on the basis of test patterns in a circuit to be verified, an emulator verification system comprises: an emulator verification device that verifies the normality of content to be executed on the basis of verification test information in a circuit to be verified; a moveable test pattern storage device that is connected to the emulator verification device in an attachable/detachable manner, and that inputs test information for verification processing having a larger volume than a preset data volume into the emulator verification device; and a moveable result pattern storage device that connects to the emulator verification device in an attachable/detachable manner, and that acquires and stores verification results information having a larger volume than a fixed data volume, which shows the results of the verification processing in the emulator verification device.
First claim
Opening claim text (preview).
What is claimed is: 1. An emulator verification system, comprising: a pattern reading/writing device which holds verification test pattern information set in advance and outputs/displays a result of verification processing based on the verification test pattern information; an emulator verification device which performs execution based on the verification test pattern information and verification processing of content of the execution; and a first and a second portable storage medi…
Assignees
Inventors
Classifications
- G06F11/261Primary
Physics · mapped topic
Physics · mapped topic
- G06F11/006Primary
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8990624B2 cover?
- In order to rapidly perform verification processing on the basis of test patterns in a circuit to be verified, an emulator verification system comprises: an emulator verification device that verifies the normality of content to be executed on the basis of verification test information in a circuit to be verified; a moveable test pattern storage device that is connected to the emulator verificat…
- Who is the assignee on this patent?
- Nakamura Shin, Nec Corp
- What technology area does this patent fall under?
- Primary CPC classification G06F11/261. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Mar 24 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).