Apparatus with data-rate-based voltage control mechanism and methods for operating the same
US-2024221813-A1 · Jul 4, 2024 · US
Systems and methods for reducing peak power consumption in a solid state drive controller
US8964498B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8964498-B2 |
| Application number | US-201213676864-A |
| Country | US |
| Kind code | B2 |
| Filing date | Nov 14, 2012 |
| Priority date | Nov 15, 2011 |
| Publication date | Feb 24, 2015 |
| Grant date | Feb 24, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
In accordance with an embodiment of the disclosure, systems and methods are provided for reducing an amount of peak power consumption in a device. In certain implementations, a first signal and a second signal are received, wherein the first signal and the second signal are indicative of amounts of power consumption in a device. The first signal is combined with the second signal to generate a combined signal, and at least a portion of the second signal is shifted in time to cause a combination of the first signal and the shifted portion to have a peak amplitude less than a peak amplitude of the combined signal.
First claim
Opening claim text (preview).
What is claimed is: 1. A method for reducing an amount of peak power consumption in a semiconductor memory device, comprising: receiving a first signal and a second signal, wherein each of the first signal and the second signal is indicative of an amount of power consumed when data is transferred over a respective memory channel in the semiconductor memory device; combining the first signal with the second signal to generate a first combined signal; and shifting, in response t…
Assignees
Inventors
Classifications
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8964498B2 cover?
- In accordance with an embodiment of the disclosure, systems and methods are provided for reducing an amount of peak power consumption in a device. In certain implementations, a first signal and a second signal are received, wherein the first signal and the second signal are indicative of amounts of power consumption in a device. The first signal is combined with the second signal to generate a …
- Who is the assignee on this patent?
- Marvell World Trade Ltd
- What technology area does this patent fall under?
- Primary CPC classification G11C5/14. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Feb 24 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).