Data Encoding in Solid-State Storage Devices
US-2015380087-A1 · Dec 31, 2015 · US
NAND memory management
US8943385B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8943385-B2 |
| Application number | US-201213658449-A |
| Country | US |
| Kind code | B2 |
| Filing date | Oct 23, 2012 |
| Priority date | Oct 23, 2012 |
| Publication date | Jan 27, 2015 |
| Grant date | Jan 27, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
Apparatus, systems, and methods to manage NAND memory are described. In one embodiment, a memory controller logic is configured to apply a binary parity check code to a binary string and convert the binary string to a ternary string.
First claim
Opening claim text (preview).
The invention claimed is: 1. An apparatus comprising: a memory controller logic to: apply a binary parity check code to a binary string; and convert the binary string to a ternary string determine, for each ternary combination in a set of 2187 ternary combinations, a number of neighbors which have a hamming distance of 1 from the ternary combination; order the set of 2187 ternary combinations in ascending order of the number of neighbors which having a hamming distance of 1…
Assignees
Inventors
Classifications
- G06F11/1072Primary
Physics · mapped topic
- G06F12/0246Primary
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8943385B2 cover?
- Apparatus, systems, and methods to manage NAND memory are described. In one embodiment, a memory controller logic is configured to apply a binary parity check code to a binary string and convert the binary string to a ternary string.
- Who is the assignee on this patent?
- Intel Corp
- What technology area does this patent fall under?
- Primary CPC classification G06F11/1072. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Jan 27 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).