Coherence-based attack detection
US-12147528-B2 · Nov 19, 2024 · US
Arrangement
US8930637B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8930637-B2 |
| Application number | US-201213489920-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jun 6, 2012 |
| Priority date | Jun 6, 2011 |
| Publication date | Jan 6, 2015 |
| Grant date | Jan 6, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
An arrangement includes a first part and a second part. The first part includes a memory controller for accessing a memory, at least one first cache memory and a first directory. The second part includes at least one second cache memory configured to request access to said memory. The first directory is configured to use a first coherency protocol for the at least one first cache memory and a second different coherency protocol for the at least one second memory.
First claim
Opening claim text (preview).
What is claimed is: 1. An arrangement comprising: a first part comprising a memory controller configured to access a system memory, at least one first cache memory and a directory; and a second part comprising one or more second cache memories configured to request access to said system memory, the one or more second cache memories including a second cache memory, wherein said directory is configured to use a first coherency protocol for said at least one first cache memory an…
Assignees
Inventors
Classifications
- G06F12/0891Primary
Physics · mapped topic
Physics · mapped topic
- G06F12/0817Primary
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8930637B2 cover?
- An arrangement includes a first part and a second part. The first part includes a memory controller for accessing a memory, at least one first cache memory and a first directory. The second part includes at least one second cache memory configured to request access to said memory. The first directory is configured to use a first coherency protocol for the at least one first cache memory and a s…
- Who is the assignee on this patent?
- Jones Andrew Michael, Ryan Stuart, St Microelectronics Res & Dev
- What technology area does this patent fall under?
- Primary CPC classification G06F12/0891. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Jan 06 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).