Circuit for calculating weight adjustments of an artificial neural network, and a module implementing a long short-term artificial neural network
US-12056602-B2 · Aug 6, 2024 · US
Resistive memory device and related method of operation
US8929124B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8929124-B2 |
| Application number | US-201313765990-A |
| Country | US |
| Kind code | B2 |
| Filing date | Feb 13, 2013 |
| Priority date | Mar 12, 2012 |
| Publication date | Jan 6, 2015 |
| Grant date | Jan 6, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A resistive memory device includes a resistive memory cell, and a read/program circuit configured to program the resistive memory cell from a first state to a second state. The read/program circuit reads a resistance in the first state of the resistive memory cell and adjusts a compliance current supplied to the resistive memory cell according to the read resistance during the program operation.
First claim
Opening claim text (preview).
What is claimed is: 1. A resistive memory device, comprising: a resistive memory cell; and a read/program circuit configured to program the resistive memory cell from a first state to a second state, wherein the read/program circuit reads a resistance in the first state of the resistive memory cell and adjusts a compliance current supplied to the resistive memory cell in the first state according to the read resistance during the program operation, wherein the read/program cir…
Assignees
Inventors
Classifications
Physics · mapped topic
Physics · mapped topic
- G11C13/0069Primary
Physics · mapped topic
Physics · mapped topic
Electricity · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8929124B2 cover?
- A resistive memory device includes a resistive memory cell, and a read/program circuit configured to program the resistive memory cell from a first state to a second state. The read/program circuit reads a resistance in the first state of the resistive memory cell and adjusts a compliance current supplied to the resistive memory cell according to the read resistance during the program operation.
- Who is the assignee on this patent?
- Samsung Semiconductor Co Ltd, Samsung Electronics Co Ltd
- What technology area does this patent fall under?
- Primary CPC classification G11C13/0069. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Jan 06 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).