Arc Fault Circuit Interrupter

US2025219388A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2025219388-A1
Application numberUS-202418823033-A
CountryUS
Kind codeA1
Filing dateSep 3, 2024
Priority dateMay 23, 2017
Publication dateJul 3, 2025
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An arc fault protective wiring device disposed in an electrical distribution system is disclosed, the device including a pulse frequency digitizer, the pulse frequency digitizer being configured to receive a plurality of pulses, each pulse being representative of an instance that the derivative of the current through a neutral conductor exceeds a first predetermined threshold, the pulse frequency digitizer further being configured to produce a digital signal, the digital signal being representative of the instances at which a frequency of the plurality of pulses exceeds a predetermined threshold; and at least one processor configured to trigger a trip mechanism to electrically decouple a line terminal from a load terminal based, at least in part, on the digital signal.

First claim

Opening claim text (preview).

What is claimed is: 1 . An arc fault protective wiring device disposed in an electrical distribution system, the device comprising: a plurality of line terminals comprising a line-side phase terminal and a line-side neutral terminal; a plurality of load terminals comprising a load-side phase terminal and a load-side neutral terminal; a line conductor electrically coupling the line-side phase terminal to the load-side phase terminal; a neutral conductor electrically coupling the line-side neutral terminal to the load-side neutral terminal; a pulse frequency digitizer, the pulse frequency digitizer being configured to receive a plurality of pulses, each pulse being representative of an instance that a derivative of current through the conductor exceeds a first predetermined threshold, the pulse frequency digitizer further being configured to produce a digital signal, the digital signal being representative of the instances at which a frequency of the plurality of pulses exceeds a second predetermined threshold; and at least one processor configured to trigger a trip mechanism to electrically decouple the at least one of the plurality of line terminal from at least one of the plurality of at least one of the plurality of load terminals based, at least in part, on the digital signal. 2 . The wiring device of claim 1 , further comprising a di/dt detector configured to produce a di/dt signal representative of the derivative of the current through the conductor. 3 . The wiring device of claim 2 , further comprising a comparator, the comparator being configured to receive the di/dt signal and to output a pulse to the pulse frequency digitizer each time the di/dt signal exceeds the first predetermined threshold. 4 . The wiring device of claim 3 , further comprising a high pass filter in a series relationship with the output of the comparator, the high pass filter having a corner frequency equal to or less than a maximum output frequency of the comparator. 5 . The wiring device of claim 1 , wherein the pulse frequency digitizer comprises an accumulator configured to receive the plurality of pulses and to output an accumulator signal representative of the frequency at which the plurality of pulses were received 6 . The wiring device of claim 4 , wherein the pulse frequency digitizer further comprises a digitizer configured to output the digital signal when the accumulator signal exceeds a third predetermined threshold, wherein the accumulator signal exceeds the third predetermined threshold when the frequency at which the plurality of pulses were received exceeds the second predetermined threshold. 7 . The wiring device of claim 5 , wherein the accumulator comprises a capacitor, wherein the digitizer comprises a switch, wherein the capacitor is in series with an output of the comparator and in parallel with a control terminal of the switch. 8 . The wiring device of claim 1 , further comprising a shunt amplifier having a first input terminal, the first input terminal being connected at a first point along the neutral conductor between the line-side neutral terminal and the load-side neutral terminal, the first point being positioned such that a detectable voltage, proportional to current flowing through the neutral conductor and as a result of a resistance of the neutral conductor, is present, wherein the shunt amplifier is configured to output a shunt signal having a voltage value proportional to the current through the neutral conductor. 9 . The wiring device of claim 8 , wherein the at least one processor is configured to trigger the circuit interrupter to electrically decouple at least one of the plurality of line terminals from the at least one of the plurality of load terminals based, at least in part, on the shunt signal. 10 . An arc fault protective wiring device disposed in an electrical distribution system, the device comprising: a plurality of line terminals comprising a line-side phase terminal and a line-side neutral terminal; a plurality of load terminals comprising a load-side phase terminal and a load-side neutral terminal; a line conductor electrically coupling the line-side phase terminal to the load-side phase terminal; a neutral conductor electrically coupling the line-side neutral terminal to the load-side neutral terminal; a shunt amplifier having a first input terminal, the first input terminal being connected at a first point along the neutral conductor between the line-side neutral terminal and the load-side neutral terminal, the first point being positioned such that a detectable voltage, proportional to current flowing through the neutral conductor and as a result of a resistance of a length of the neutral conductor, is present, wherein the shunt amplifier is configured to output a shunt signal having a voltage value proportional to the current through the neutral conductor; and at least one processor configured to trigger the circuit interrupter to electrically decouple at least one of the plurality of line terminals from the at least one of the plurality of load terminals based, at least in part, on the shunt signal. 11 . The wiring device of claim 10 , wherein the input terminal is placed at the neutral terminal a point that the resistance of the length of the neutral conductor is greater than 1 mOhm. 12 . The wiring device of claim 10 , wherein the shunt amplifier has a second input terminal, the second input terminal being electrically connected to a reference point of the neutral conductor. 13 . The wiring device of claim 12 , wherein the length of the neutral conductor is positioned, and routed through at least one fault sensing component. 14 . A method for detecting an arc fault, comprising the steps of: receiving an input current in a line conductor and neutral conductor of a wiring device; find a derivative of the input current; determine the frequency of instances the derivative of the input current exceeds a predetermined threshold; determine whether the frequency of instances exceeds a predetermined frequency and persists for a predetermined period of time; and determine whether an arc fault is occurring based, at least in part, on whether the frequency of instances exceeds the predetermined frequency and persists for the predetermined period of time. 15 . The method of claim 14 , further comprising the steps of: finding a magnitude of the input current through the neutral conductor; determining whether an arc fault is occurring based, at least in part, on the magnitude of the input current through the neutral conductor.

Assignees

Inventors

Classifications

  • responsive to the rate of change of electrical quantities · CPC title

  • Means for indicating condition of the switching device {(by means of an auxiliary contact H01H71/46)} · CPC title

  • Testing for short-circuits, leakage current or ground faults · CPC title

  • H02H1/0015Primary

    Using arc detectors · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2025219388A1 cover?
An arc fault protective wiring device disposed in an electrical distribution system is disclosed, the device including a pulse frequency digitizer, the pulse frequency digitizer being configured to receive a plurality of pulses, each pulse being representative of an instance that the derivative of the current through a neutral conductor exceeds a first predetermined threshold, the pulse frequen…
Who is the assignee on this patent?
Pass & Seymour Inc
What technology area does this patent fall under?
Primary CPC classification H02H1/0015. Mapped technology areas include Electricity.
When was this patent published?
Publication date Thu Jul 03 2025 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).