Package substrate and semiconductor package including the same
US-2024429153-A1 · Dec 26, 2024 · US
US2024321762A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2024321762-A1 |
| Application number | US-202418678813-A |
| Country | US |
| Kind code | A1 |
| Filing date | May 30, 2024 |
| Priority date | Dec 20, 2012 |
| Publication date | Sep 26, 2024 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Embodiments that allow multi-chip interconnect using organic bridges are described. In some embodiments an organic package substrate has an embedded organic bridge. The organic bridge can have interconnect structures that allow attachment of die to be interconnected by the organic bridge. In some embodiments, the organic bridge comprises a metal routing layer, a metal pad layer and interleaved organic polymer dielectric layers but without a substrate layer. Embodiments having only a few layers may be embedded into the top layer or top few layers of the organic package substrate. Methods of manufacture are also described.
Opening claim text (preview).
What is claimed is: 1 . A microelectronic device comprising: a package substrate, wherein the package substrate comprises first connection regions capable of connecting to an integrated circuit die; a bridge structure capable of interconnecting integrated circuit dies, wherein the bridge structure comprises second connection regions for integrated circuit dies and wires having a wire spacing that is 3 μm or less, and wherein the bridge structure is comprised of layers of organic polymer and the wires are in the layers of organic polymer. 2 . The microelectronic package of claim 1 additionally comprising an organic polymer adhesive between the package substrate and the bridge structure. 3 . The microelectronic package of claim 1 wherein the bridge structure is within a recess in the package substrate. 4 . The microelectronic package of claim 1 wherein the package substrate comprises an organic polymer. 5 . The microelectronic package of claim 1 wherein the package substrate comprises an organic polymer that comprises silica, calcium oxide, or magnesium oxide. 6 . The microelectronic package of claim 1 wherein the bridge structure is less than 30 μm thick. 7 . The microelectronic package of claim 1 wherein the organic polymer is an epoxy.
the bridge chips being embedded in the package substrates, interposers or redistribution layers · CPC title
Vias, e.g. via plugs · CPC title
Package configurations · CPC title
Compression bonding, e.g. thermocompression bonding · CPC title
between a chip and a stacked insulating package substrate, interposer or RDL · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.