Compiler that generates configuration information for configuring an integrated circuit to mitigate inductive-induced voltage droop
US-2024085966-A1 · Mar 14, 2024 · US
US2024176406A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2024176406-A1 |
| Application number | US-202318524991-A |
| Country | US |
| Kind code | A1 |
| Filing date | Nov 30, 2023 |
| Priority date | Nov 30, 2022 |
| Publication date | May 30, 2024 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Compilers for some processor architectures, in particular, deterministic processors, can predict exact processor current demands for a time period as brief as a few nanoseconds. Information generated by such compilers of future excessive current demand is used by the embodiments disclosed herein for predictive mitigation of voltage overshoot and undershoot. This Abstract and the independent Claims are concise signifiers of embodiments of the claimed inventions. The Abstract does not limit the scope of the claimed inventions.
Opening claim text (preview).
What is claimed is: 1 . A more efficient/useful electronic structure for a tensor processor, comprising: a compiler for generating information about power requirements during execution of an algorithm, and a specific timing of these power requirements, for the algorithm to be executed on a processor, the information generated before the execution of the algorithm and a power supply adapted to control voltage droops and overshoots in response to the information communicated from the compiler to the tensor processor and supplied to the tensor processor during the execution of the algorithm. 2 . A method for operating processors, comprising: a processor enabled to control power-supply voltage and current levels during execution of an algorithm to minimize voltage droop based on information produced by a compiler for the algorithm. 3 . A method for operating a tensor processor, comprising: during compilation of an algorithm, determining stages of the algorithm where voltage droop will occur, and providing information and instructions to a power controller to adjust a power supply before voltage droop occurs when the tensor processor is executing the algorithm. 4 . A method for generating a sequence of voltage and current levels to be applied to a voltage regulator when operating a processor that is executing an algorithm, an applied voltage and current levels minimizing voltage droop.
Monitoring of events, devices or parameters that trigger a change in power modality · CPC title
Power saving in microcontroller unit · CPC title
Power or thermal control instructions · CPC title
by lowering the supply or operating voltage · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.