Os-managed bios modules

US2023169171A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2023169171-A1
Application numberUS-202017996936-A
CountryUS
Kind codeA1
Filing dateMay 11, 2020
Priority dateMay 11, 2020
Publication dateJun 1, 2023
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Systems, apparatuses and methods may provide technology for managing BIOS modules. The technology may include a boot controller to perform a boot procedure by loading and executing a basic input output system (BIOS) boot module, a setup controller to load and execute a BIOS boot module during runtime (i.e., bypassing reboot) using a changed hardware configuration parameter, and an update controller to load and execute a new or updated BIOS boot module during runtime (i.e., bypassing reboot), where each controller is to operate under direction of an operating system (OS). The technology may perform these BIOS operations within a secure BIOS environment.

First claim

Opening claim text (preview).

1 - 25 . (canceled) 26 . A computing system, comprising: a processor; and logic coupled to the processor, the logic comprising: a boot controller to perform a boot procedure by loading and executing one or more basic input output system (BIOS) boot modules; a setup controller to load and execute one of the one or more BIOS boot modules during runtime using a changed hardware configuration parameter; and an update controller to load and execute a new or updated BIOS boot module during runtime; wherein each of the boot controller, the setup controller and the update controller is to operate under direction of an operating system (OS) on the computing system. 27 . The computing system of claim 26 , wherein the logic is to establish a secure BIOS environment for execution of the one or more BIOS boot modules and execution of the new or updated BIOS boot module. 28 . The computing system of claim 27 , wherein to establish the secure BIOS environment the logic is to include authenticating each of the one or more BIOS boot modules and the new or updated BIOS boot module prior to execution. 29 . The computing system of claim 28 , wherein to establish the secure BIOS environment the logic is further to include at least one of limiting access rights to a hardware configuration register or limiting access rights to a memory from which each of the one or more BIOS boot modules and the new or updated BIOS boot module is to be executed. 30 . The computing system of claim 29 , wherein the secure BIOS environment is provided at least in part by an extended instruction set or an operating mode of the processor to support boot module authentication, limited hardware register access rights, or limited memory access rights. 31 . The computing system of claim 26 , wherein the changed hardware configuration parameter includes one of a parameter to set a hardware port, a memory or drive partition, a CPU power package limit or flexible ratio, a persistent memory configuration, or a platform controller hub (PCH) configuration for clock gating, serial peripheral interface (SPI), power management controller (PMC), and/or direct media interface (DMI), and wherein the new or updated bios boot module is to at least one of improve system security, improve system functionality, and/or provide compatibility with a new or updated hardware device or software package. 32 . The computing system of claim 26 , wherein the one or more BIOS boot modules are to be retrieved from memory other than startup BIOS memory prior to execution. 33 . A semiconductor apparatus comprising: one or more substrates; and logic coupled to the one or more substrates, wherein the logic is implemented at least partly in one or more of configurable logic or fixed-functionality hardware logic, the logic coupled to the one or more substrates to: perform a boot procedure by loading and executing one or more basic input output system (BIOS) boot modules; load and execute one of the one or more BIOS boot modules during runtime using a changed hardware configuration parameter; and load and execute a new or updated BIOS boot module during runtime; wherein the logic is to operate under direction of an operating system (OS) on a computing system. 34 . The apparatus of claim 33 , wherein the logic is further to establish a secure BIOS environment for execution of the one or more BIOS boot modules and execution of the new or updated BIOS boot module. 35 . The apparatus of claim 34 , wherein to establish the secure BIOS environment the logic is to include authenticating each of the one or more BIOS boot modules and the new or updated BIOS boot module prior to execution. 36 . The apparatus of claim 35 , wherein to establish the secure BIOS environment the logic is further to include at least one of limiting access rights to a hardware configuration register or limiting access rights to a memory from which each of the one or more BIOS boot modules and the new or updated BIOS boot module is to be executed. 37 . The apparatus of claim 36 , wherein the secure BIOS environment is provided at least in part by an extended instruction set or an operating mode of the processor to support boot module authentication, limited hardware register access rights, or limited memory access rights. 38 . The apparatus of claim 33 , wherein the changed hardware configuration parameter includes one of a parameter to set a hardware port, a memory or drive partition, a CPU power package limit or flexible ratio, a persistent memory configuration, or a platform controller hub (PCH) configuration for clock gating, serial peripheral interface (SPI), power management controller (PMC), and/or direct media interface (DMI), and wherein the new or updated bios boot module is to at least one of improve system security, improve system functionality, and/or provide compatibility with a new or updated hardware device or software package. 39 . The apparatus of claim 33 , wherein the one or more BIOS boot modules are to be retrieved from memory other than startup BIOS memory prior to execution. 40 . The apparatus of claim 33 , wherein the logic coupled to the one or more substrates includes transistor channel regions that are positioned within the one or more substrates. 41 . A method of managing BIOS modules comprising: performing, under direction of an operating system (OS), a boot procedure by loading and executing one or more basic input output system (BIOS) boot modules; loading and executing, under direction of the OS, one of the one or more BIOS boot modules during runtime using a changed hardware configuration parameter; and loading and executing, under direction of the OS, a new or updated BIOS boot module during runtime; wherein the OS is executing on a computing system. 42 . The method of claim 41 , further comprising establishing a secure BIOS environment for execution of the one or more BIOS boot modules and execution of the new or updated BIOS boot module. 43 . The method of claim 42 , wherein establishing the secure BIOS environment includes: authenticating each of the one or more BIOS boot modules and the new or updated BIOS boot module prior to execution; and at least one of limiting access rights to a hardware configuration register or limiting access rights to a memory from which each of the one or more BIOS boot modules and the new or updated BIOS boot module is to be executed; and wherein the secure BIOS environment is provided at least in part by an extended instruction set or an operating mode of the processor to support boot module authentication, limited hardware register access rights, or limited memory access rights. 44 . The method of claim 41 , wherein the one or more BIOS boot modules are to be retrieved from memory other than startup BIOS memory prior to execution. 45 . At least one computer readable storage medium comprising a set of instructions which, when executed by a computing system, cause the computing system to: perform, under direction of an operating system (OS), a boot procedure by loading and executing one or more basic input output system (BIOS) boot modules; load and execute, under direction of the OS, one of the one or more BIOS boot modules during runtime using a changed hardware configuration parameter; and load and execute, under direction of the OS, a new or updated BIOS boot module during runtime; wherein the OS is to execute on the computing system. 46 . The at least one computer

Assignees

Inventors

Classifications

  • at program execution time, where the protection is within the operating system · CPC title

  • G06F21/572Primary

    Secure firmware programming, e.g. of basic input output system [BIOS] · CPC title

  • Secure boot · CPC title

  • by adding security routines or objects to programs · CPC title

  • while running · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2023169171A1 cover?
Systems, apparatuses and methods may provide technology for managing BIOS modules. The technology may include a boot controller to perform a boot procedure by loading and executing a basic input output system (BIOS) boot module, a setup controller to load and execute a BIOS boot module during runtime (i.e., bypassing reboot) using a changed hardware configuration parameter, and an update contro…
Who is the assignee on this patent?
Intel Corp
What technology area does this patent fall under?
Primary CPC classification G06F21/6281. Mapped technology areas include Physics.
When was this patent published?
Publication date Thu Jun 01 2023 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 12 related publications on this page (citations in our corpus or others sharing the same primary CPC).