Electronic package module and method for fabrication of the same
US-2024413067-A1 · Dec 12, 2024 · US
US2020294875A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2020294875-A1 |
| Application number | US-202016890027-A |
| Country | US |
| Kind code | A1 |
| Filing date | Jun 2, 2020 |
| Priority date | Jun 4, 2015 |
| Publication date | Sep 17, 2020 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A fingerprint sensor device and a method of making a fingerprint sensor device. As non-limiting examples, various aspects of this disclosure provide various fingerprint sensor devices, and methods of manufacturing thereof, that comprise an interconnection structure, for example a bond wire, at least a portion of which extends into a dielectric layer utilized to mount a plate, and/or that comprise an interconnection structure that extends upward from the semiconductor die at a location that is laterally offset from the plate.
Opening claim text (preview).
1 . A fingerprint sensor device comprising: a substrate having a top substrate side, a bottom substrate side, and lateral substrate sides between the top and bottom substrate sides, the substrate comprising a conductive layer on the top substrate side; a semiconductor die having a top die side, a bottom die side, and lateral die sides between the top and bottom die sides, the semiconductor die comprising a bond pad on the top die side; a conductive interconnection structure electrically connecting the bond pad and the conductive pattern; a dielectric layer (DL) having a top DL side, a bottom DL side coupled to the top die side, and lateral DL sides between the top and bottom DL sides; and an encapsulating material covering the top substrate side, the lateral die sides, and the conductive interconnection structure. 2 - 20 . (canceled)
Encapsulations, e.g. protective coatings · CPC title
batch processes · CPC title
of die-attach connectors · CPC title
Die-attach connectors and bond wires · CPC title
between a chip and a stacked insulating package substrate, interposer or RDL · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.