Manufacturing method of organic light-emitting display and mask assembly

US2020144530A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2020144530-A1
Application numberUS-201916425247-A
CountryUS
Kind codeA1
Filing dateMay 29, 2019
Priority dateNov 2, 2018
Publication dateMay 7, 2020
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method of manufacturing a display device includes preparing a pixel circuit substrate including thin-film transistors and pixel electrodes respectively electrically connected to the thin-film transistors, forming a first deposition layer on the pixel circuit substrate using a first mask assembly, and forming a second deposition layer on the pixel circuit substrate using a second mask assembly. At least one of the first mask assembly and the second mask assembly includes a mask plate including an opening portion through which a deposition material passes and a covering portion that blocks a passage of the deposition material. The mask plate includes a protruding portion that protrudes from an edge of the covering portion toward a center region of the opening portion

First claim

Opening claim text (preview).

What is claimed is: 1 . A method of manufacturing a display device, the method comprising: preparing a pixel circuit substrate including thin-film transistors and pixel electrodes respectively electrically connected to the thin-film transistors; forming a first deposition layer on the pixel circuit substrate using a first mask assembly; and forming a second deposition layer on the pixel circuit substrate using a second mask assembly, wherein: at least one of the first mask assembly and the second mask assembly includes a mask plate including an opening portion through which a deposition material passes and a covering portion that blocks a passage of the deposition material, and the mask plate includes a protruding portion that protrudes from an edge of the covering portion toward a center region of the opening portion. 2 . The method as claimed in claim 1 , wherein: the first mask assembly includes a mask sheet including a plurality of holes spaced apart from each other, and the mask plate of the first mask assembly partially covers a first hole among the plurality of holes. 3 . The method as claimed in claim 2 , wherein the mask plate of the first mask assembly overlaps the mask sheet and is arranged in a direction intersecting an extending direction of the mask sheet. 4 . The method as claimed in claim 1 , wherein: the first deposition layer includes emission layers spaced apart from each other, and a shape of each of first emission layers among the emission layers formed on the pixel circuit substrate is different from a shape of each of second emission layers among the emission layers. 5 . The method as claimed in claim 4 , wherein: the display device includes a transmissive area through which light or sound is transmitted, a display area that partially surrounds the transmissive area, and a non-display area between the transmissive area and the display area, and the first emission layers correspond to the display area, and the second emission layers correspond to the non-display area. 6 . The method as claimed in claim 1 , wherein: the first deposition layer includes emission layers spaced apart from each other, and an area of each of first emission-layers among the emission layers formed on the pixel circuit substrate is greater than an area of each of second emission layers among the emission layers. 7 . The method as claimed in claim 1 , wherein: the mask plate of the second mask assembly includes an opening portion having a closed loop edge, and an edge of the protruding portion corresponds to a portion of the closed loop edge. 8 . The method as claimed in claim 7 , wherein: the second deposition layer includes at least one of a hole transport layer, a hole injection layer, an electron transport layer, an electron injection layer, and an opposite electrode having a polarity different from that of the pixel electrodes, and a thickness of a first portion of the second deposition layer formed on the pixel circuit substrate is greater than a thickness of a second portion of the second deposition layer. 9 . The method as claimed in claim 8 , wherein: the display device includes a transmissive area through which light or sound is transmitted, a display area that partially surrounds the transmissive area, and a non-display area between the transmissive area and the display area, and the first portion of the second deposition layer corresponds to the display area, and the second portion of the second deposition layer corresponds to the non-display area. 10 . The method as claimed in claim 9 , wherein the second deposition layer is not on the transmissive area. 11 . A mask assembly comprising: a mask plate including an opening portion through which a deposition material passes, a covering portion that blocks a passage of the deposition material, and a protruding portion protruding from an edge of the covering portion toward a center region of the opening portion. 12 . The mask assembly as claimed in claim 11 , wherein: the opening portion of the mask assembly includes a closed loop edge, and an edge of the protruding portion corresponds to a portion of the closed loop edge. 13 . The mask assembly as claimed in claim 12 , wherein: the edge of the protruding portion includes a linear region, and the protruding portion protrudes from the linear region. 14 . The mask assembly as claimed in claim 12 , wherein: the edge of the protruding portion includes a curved area, and the protruding portion protrudes from the curved area. 15 . The mask assembly as claimed in claim 12 , wherein the covering portion and the protruding portion are integrally formed. 16 . The mask assembly as claimed in claim 11 , further comprising a mask sheet overlapping the mask plate, the mask sheet including a plurality of holes spaced apart from each other. 17 . The mask assembly as claimed in claim 16 , wherein the protruding portion of the mask plate partially covers the holes of the mask sheet. 18 . The mask assembly as claimed in claim 17 , wherein the protruding portion of the mask plate partially covers a first hole among the holes of the mask sheet. 19 . The mask assembly as claimed in claim 16 , wherein the mask sheet and the mask plate overlap each other while contacting each other. 20 . The mask assembly as claimed in claim 16 , wherein the mask sheet and the mask plate are made of different materials.

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2020144530A1 cover?
A method of manufacturing a display device includes preparing a pixel circuit substrate including thin-film transistors and pixel electrodes respectively electrically connected to the thin-film transistors, forming a first deposition layer on the pixel circuit substrate using a first mask assembly, and forming a second deposition layer on the pixel circuit substrate using a second mask assembly…
Who is the assignee on this patent?
Samsung Display Co Ltd
What technology area does this patent fall under?
Primary CPC classification H01L51/5056. Mapped technology areas include Electricity.
When was this patent published?
Publication date Thu May 07 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).