Multilayer ceramic capacitor with interposer, and interposer for multilayer ceramic capacitor
US-2016007446-A1 · Jan 7, 2016 · US
US2020105474A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2020105474-A1 |
| Application number | US-201816197331-A |
| Country | US |
| Kind code | A1 |
| Filing date | Nov 20, 2018 |
| Priority date | Sep 28, 2018 |
| Publication date | Apr 2, 2020 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A composite electronic component includes: a composite body including a multilayer ceramic capacitor coupled to a ceramic chip, the multilayer ceramic capacitor including a first ceramic body in which a plurality of dielectric layers and internal electrodes disposed to face each other with each of the dielectric layers interposed therebetween are stacked and first and second external electrodes disposed on opposite end portions of the first ceramic body in a length direction, respectively, and the ceramic chip including a second ceramic body including ceramic and first and second terminal electrodes, wherein a ratio of a length of the ceramic chip to a length of the multilayer ceramic capacitor is 0.7 to 1.0, and a ratio of a sum of a length of the first terminal electrode and a length of the second terminal electrode to the length of the ceramic chip is 0.3 to 0.6.
Opening claim text (preview).
1 . A composite electronic component comprising: a composite body comprising a multilayer ceramic capacitor coupled to a ceramic chip, the multilayer ceramic capacitor including a first ceramic body in which a plurality of dielectric layers and internal electrodes disposed to face each other with each of the dielectric layers interposed therebetween are stacked and first and second external electrodes disposed on opposite end portions of the first ceramic body in a length direction, respectively, and the ceramic chip being disposed below the multilayer ceramic capacitor and including a second ceramic body and first and second terminal electrodes disposed on opposite end portions of the second ceramic body, respectively in the length direction, and connected to the first and second external electrodes, respectively, wherein a ratio of a length of the ceramic chip to a length of the multilayer ceramic capacitor is in a range from 0.7 to 1.0, and a ratio of a sum of a length of the first terminal electrode and a length of the second terminal electrode to the length of the ceramic chip is in a range from 0.3 to 0.6. 2 . The composite electronic component of claim 1 , wherein the ratio of the length of the ceramic chip to the length of the multilayer ceramic capacitor is in a range from 0.8 to 0.9. 3 . The composite electronic component of claim 1 , wherein the ratio of the sum of the length of the first terminal electrode and the length of the second terminal electrode to the length of the ceramic chip is in a range from 0.4 to 0.5. 4 . The composite electronic component of claim 1 , wherein a ratio of a width of the ceramic chip to a width of the multilayer ceramic capacitor is in a range from 0.7 to 1.0, and a ratio of a width of each of the first and second terminal electrodes to the width of the ceramic chip is in a range from 0.7 to 1.0. 5 . The composite electronic component of claim 4 , wherein the ratio of the width of the ceramic chip to the width of the multilayer ceramic capacitor is in a range from 0.8 to 1.0. 6 . The composite electronic component of claim 4 , wherein the ratio of the width of each of the first and second terminal electrodes to the width of the ceramic chip is in a range from 0.8 to 0.9. 7 . The composite electronic component of claim 1 , wherein the internal electrodes in the first ceramic body are stacked perpendicular to a mounting surface of the composite body. 8 . The composite electronic component of claim 1 , wherein the multilayer ceramic capacitor and the ceramic chip are coupled to each other by a conductive adhesive applied to upper surfaces of the first and second terminal electrodes. 9 . The composite electronic component of claim 1 , wherein the multilayer ceramic capacitor has a size of a 0804 size (length×width: 0.8 mm×0.4 mm) or less, and has a thickness of 0.7 mm or less. 10 . A composite electronic component comprising: a composite body comprising a multilayer ceramic capacitor coupled to a ceramic chip, the multilayer ceramic capacitor including a first ceramic body in which a plurality of dielectric layers and internal electrodes disposed to face each other with each of the dielectric layers interposed therebetween are stacked and first and second external electrodes disposed on opposite end portions of the first ceramic body in a length direction, respectively, and the ceramic chip being disposed below the multilayer ceramic capacitor and including a second ceramic body and first and second terminal electrodes disposed on opposite end portions of the second ceramic body in the length direction, respectively, and connected to the first and second external electrodes, respectively, wherein a ratio of a width of the ceramic chip to a width of the multilayer ceramic capacitor is in a range from 0.7 to 1.0, and a ratio of a width of each of the first and second terminal electrodes to the width of the ceramic chip is in a range from 0.7 to 1.0. 11 . The composite electronic component of claim 10 , wherein the ratio of the width of the ceramic chip to the width of the multilayer ceramic capacitor is in a range from 0.8 to 1.0. 12 . The composite electronic component of claim 10 , wherein the ratio of the width of each of the first and second terminal electrodes to the width of the ceramic chip is in a range from 0.8 to 0.9. 13 . The composite electronic component of claim 10 , wherein the internal electrodes in the first ceramic body are stacked perpendicular to a mounting surface of the composite body. 14 . The composite electronic component of claim 10 , wherein the multilayer ceramic capacitor and the ceramic chip are coupled to each other by conductive adhesives applied to upper surfaces of the first and second terminal electrodes. 15 . The composite electronic component of claim 10 , wherein the multilayer ceramic capacitor has a size of a 0804 size (length×width: 0.8 mm×0.4 mm) or less, and has a thickness of 0.7 mm or less. 16 . A composite electronic component comprising: a multilayer ceramic capacitor including first internal electrodes connected to a first external electrode and second internal electrodes connected to a second external electrode, the first and second internal electrodes being alternately disposed with dielectric layers interposed therebetween, the dielectric layers forming a first ceramic body such that the first and second external electrodes are disposed on opposite end portions of the first ceramic body in a length direction; and a ceramic chip disposed below the multilayer ceramic capacitor in a thickness direction, the ceramic chip comprising a second ceramic body and first and second terminal electrodes disposed on opposite ends of the second ceramic body in the length direction, the ceramic chip having a length and a width smaller than those of the first ceramic body, wherein a ratio of a width of each of the first and second terminal electrodes to the width of the ceramic chip is in a range from 0.7 to 1.0. 17 . The composite electronic component of claim 16 , wherein a ratio of a width of the ceramic chip to a width of the multilayer ceramic capacitor is in a range from 0.7 to 1.0. 18 . The composite electronic component of claim 16 , wherein a ratio of a length of the ceramic chip to a length of the multilayer ceramic capacitor is in a range from 0.7 to 1.0. 19 . The composite electronic component of claim 16 , wherein a ratio of a sum of a length of the first terminal electrode and a length of the second terminal electrode to the length of the ceramic chip is in a range from 0.3 to 0.6.
Electrodes · CPC title
based on titanium oxides or titanates (H01G4/1245 takes precedence) · CPC title
associated with surface mounted components · CPC title
Leadless chip, e.g. chip capacitor or resistor · CPC title
Terminals · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.