Connecting system for superconducting systems
US-9847588-B2 · Dec 19, 2017 · US
US2019229528A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2019229528-A1 |
| Application number | US-201916245993-A |
| Country | US |
| Kind code | A1 |
| Filing date | Jan 11, 2019 |
| Priority date | Jan 19, 2018 |
| Publication date | Jul 25, 2019 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A superconducting fault current limiter element, comprising: a plurality of tapes, arranged in electrical parallel fashion among one another, wherein at least one tape of the plurality of tapes comprises a superconductor tape, and wherein at least one tape of the plurality of tapes comprises a non-superconductor tape.
Opening claim text (preview).
What is claimed is: 1 . A superconducting fault current limiter element, comprising: a plurality of tapes, arranged in electrical parallel fashion among one another, wherein at least one tape of the plurality of tapes comprises a superconductor tape, and wherein at least one tape of the plurality of tapes comprises a non-superconductor tape. 2 . The superconducting fault current limiter element of claim 1 , wherein the plurality of tapes comprises four tapes, arranged in a stacked fashion, wherein a pair of outer tapes are superconductor tapes. 3 . The superconducting fault current limiter element of claim 2 , wherein a pair of inner tapes are non-superconductor tapes. 4 . The superconducting fault current limiter element of claim 2 , wherein a first inner tape of the plurality of tapes is a superconductor tape, and wherein a second inner tape of the plurality of tapes is a non-superconductor tape. 5 . The superconducting fault current limiter element of claim 1 , wherein the plurality of tapes are arranged one on top of another. 6 . The superconducting fault current limiter element of claim 1 , wherein a given tape of the plurality of tapes comprises a plurality of tape structures, arranged in electrical series with one another. 7 . The superconducting fault current limiter element of claim 6 , wherein a given tape structure of the plurality of tape structures comprises a base stainless steel layer and a top silver layer. 8 . The superconducting fault current limiter element of claim 7 , wherein the superconductor tape comprises a plurality of superconductor tape structures, wherein a given superconductor tape structure further comprises a superconductor layer, disposed between the top silver layer and the base stainless steel layer. 9 . A superconducting fault current limiter system, comprising: a superconducting fault current limiter; an input conductor, coupled to the superconducting fault current limiter on a first side; an output conductor, coupled to the superconducting fault current limiter on a second side, and arranged in electrical series with the input conductor and the output conductor, wherein the superconducting fault current limiter comprises a plurality of superconducting fault current limiter elements, wherein a given superconducting fault current limiter element comprises: a plurality of tapes, arranged in electrical parallel fashion among one another, wherein at least one tape of the plurality of tapes comprises a superconductor tape, and wherein at least one tape of the plurality of tapes comprises a non-superconductor tape. 10 . The superconducting fault current limiter system of claim 9 , wherein the plurality of tapes comprises four tapes, arranged in a stacked fashion, wherein a pair of outer tapes are superconductor tapes. 11 . The superconducting fault current limiter system of claim 10 , wherein a pair of inner tapes are non-superconductor tapes. 12 . The superconducting fault current limiter system of claim 10 , wherein a first inner tape of the plurality of tapes is a superconductor tape, and wherein a second inner tape of the plurality of tapes is a non-superconductor tape. 13 . The superconducting fault current limiter system of claim 9 , wherein the plurality of tapes are arranged one on top of another. 14 . The superconducting fault current limiter system of claim 9 , wherein a given tape of the plurality of tapes comprises a plurality of tape structures, arranged in electrical series with one another. 15 . The superconducting fault current limiter system of claim 14 , wherein a given tape structure of the plurality of tape structures comprises a base stainless steel layer and a top silver layer. 16 . The superconducting fault current limiter system of claim 15 , wherein the superconductor tape comprises a plurality of superconductor tape structures, wherein a given superconductor tape structure further comprises a superconductor layer, disposed between the top silver layer and the base stainless steel layer. 17 . A method, comprising: providing a superconducting fault current limiter, the superconducting fault current limiter comprising a plurality of tapes, including at least one non-superconductor tape and at least one superconductor tape; conducting a current through the superconducting fault current limiter a first current level, wherein the first current level is below a critical current for the at least one superconductor tape; limiting the current passing through the superconducting fault current limiter during a fault event, wherein the at least one superconductor tape becomes non-superconducting; and dissipating an energy of the fault event through the plurality of tapes, including the at least one non-superconductor tape. 18 . The method of claim 17 , wherein the plurality of tapes comprises at least four tapes, arranged in a stacked fashion, wherein a pair of outer tapes are superconductor tapes. 19 . The method of claim 18 , wherein a pair of inner tapes are non-superconductor tapes. 20 . The method of claim 18 , wherein a first inner tape of the plurality of tapes is a superconductor tape, and wherein a second inner tape of the plurality of tapes is a non-superconductor tape.
characterised by their form · CPC title
Current limitation using superconducting elements · CPC title
Superconducting electric elements or equipment; Power systems integrating superconducting elements or equipment · CPC title
Devices switchable between superconducting and normal states · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.