Semiconductor device, method of manufacturing a semiconductor device, solid-state imaging device, and electronic apparatus

US2019057997A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2019057997-A1
Application numberUS-201616074669-A
CountryUS
Kind codeA1
Filing dateNov 2, 2016
Priority dateFeb 9, 2016
Publication dateFeb 21, 2019
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A semiconductor device of the present disclosure includes: a semiconductor element disposed on a first surface side of a semiconductor substrate; a through-electrode that is provided through the semiconductor substrate in a thickness direction of the semiconductor substrate and introduces charge obtained in the semiconductor element to a second surface side of the semiconductor substrate; and an amplifier transistor that outputs an electrical signal based on the charge introduced by the through-electrode, the amplifier transistor using the through-electrode as a gate electrode and including a source region and a drain region around the through-electrode.

First claim

Opening claim text (preview).

1 . A semiconductor device, comprising: a semiconductor element disposed on a first surface side of a semiconductor substrate; a through-electrode that is provided through the semiconductor substrate in a thickness direction of the semiconductor substrate and introduces charge obtained in the semiconductor element to a second surface side of the semiconductor substrate; and an amplifier transistor that outputs an electrical signal based on the charge introduced by the through-electrode, the amplifier transistor using the through-electrode as a gate electrode and including a source region and a drain region around the through-electrode. 2 . The semiconductor device according to claim 1 , wherein the through-electrode includes an electric conductor that is provided through the semiconductor substrate, and a separation layer that electrically separates the electric conductor and the semiconductor substrate from each other. 3 . The semiconductor device according to claim 2 , wherein the separation layer is formed of an insulating film that covers a side wall of the electric conductor. 4 . The semiconductor device according to claim 2 , wherein a film thickness of the insulating film differs depending on a position of the semiconductor substrate in a depth direction. 5 . The semiconductor device according to claim 1 , wherein the source region and the drain region of the amplifier transistor are each formed of a diffusion layer, the diffusion layer being present in the vicinity of an insulating film and formed at a part of or over the entire region of the semiconductor substrate in a depth direction. 6 . The semiconductor device according to claim 1 , further comprising a planar transistor that is formed on a flat surface of the semiconductor substrate, wherein a gate oxide film of the planar transistor and a gate oxide film of the amplifier transistor are different from each other in a film thickness. 7 . The semiconductor device according to claim 1 , further comprising a planar transistor that is formed on a flat surface of the semiconductor substrate, wherein a gate oxide film of the planar transistor and a gate oxide film of the amplifier transistor are different from each other in a constituent material. 8 . The semiconductor device according to claim 1 , further comprising a cap electrode that is formed of an electric conductor and provided at a top of the through-electrode, the cap electrode being provided to be extended to the vicinity of the source region, the drain region, or a channel region of the amplifier transistor. 9 . The semiconductor device according to claim 1 , wherein the electric conductor includes at least one layer in a length direction and is formed of at least one type of electric conductor material. 10 . The semiconductor device according to claim 9 , wherein the electric conductor includes a first electric conductor and a second electric conductor, the first electric conductor functioning as the gate electrode of the amplifier transistor, the second electric conductor being continuous with the first electric conductor. 11 . The semiconductor device according to claim 10 , wherein the first electric conductor has a work function that desirably sets an operation range of the amplifier transistor. 12 . The semiconductor device according to claim 11 , wherein an insulating film that separates the first electric conductor and the semiconductor substrate from each other is thinner than an insulating film that separates the second electric conductor and the semiconductor substrate from each other, and is formed of a material having a higher dielectric constant than a material of the insulating film that separates the second electric conductor and the semiconductor substrate from each other. 13 . The semiconductor device according to claim 10 , wherein the second electric conductor has a smaller diameter than a diameter of the first electric conductor and is formed of an electrically conductive material. 14 . The solid-state imaging device according to claim 10 , wherein an insulating film around the first electric conductor and an insulating film around the second electric conductor are different from each other in a film thickness. 15 . The semiconductor device according to claim 14 , wherein the insulating film around the second electric conductor is formed of a low dielectric constant insulating film. 16 . The semiconductor device according to claim 15 , wherein the insulating film around the second electric conductor forms a separation structure together with a vacancy that intervenes between the second electric conductor and the insulating film, the separation structure electrically separating the second electric conductor and the semiconductor substrate from each other. 17 . The semiconductor device according to claim 16 , wherein a fixed charge amount that is applied to the insulating film around the first electric conductor and a fixed charge amount that is applied to the insulating film around the second electric conductor are different from each other. 18 . A method of manufacturing a semiconductor device, the semiconductor device including a semiconductor element disposed on a first surface side of a semiconductor substrate, a through-electrode that is provided through the semiconductor substrate in a thickness direction of the semiconductor substrate and introduces charge obtained in the semiconductor element to a second surface side of the semiconductor substrate, and an amplifier transistor that outputs an electrical signal based on the charge introduced by the through-electrode, the method comprising: using the through-electrode as a gate electrode of the amplifying transistor; and forming a source region and a drain region of the amplifier transistor around the through-electrode. 19 . A solid-state imaging device, comprising: a photoelectric converter element disposed on a first surface side of a semiconductor substrate; a through-electrode that is provided through the semiconductor substrate in a thickness direction of the semiconductor substrate and introduces charge obtained by photoelectric conversion of the photoelectric converter element to a second surface side of the semiconductor substrate; and an amplifier transistor that outputs an electrical signal based on the charge introduced by the through-electrode, the amplifier transistor using the through-electrode as a gate electrode and including a source region and a drain region around the through-electrode. 20 . An electronic apparatus, comprising a solid-state imaging device including a photoelectric converter element disposed on a first surface side of a semiconductor substrate, a through-electrode that is provided through the semiconductor substrate in a thickness direction of the semiconductor substrate and introduces charge obtained by photoelectric conversion of the photoelectric converter element to a second surface side of the semiconductor substrate, and an amplifier transistor that outputs an electrical signal based on the charge introduced by the through-electrode, the amplifier transistor using the through-electrode as a gate electrode and including a source region and a drain region around the through-electrode.

Assignees

Inventors

Classifications

  • Interconnections within wafers or substrates, e.g. through-silicon vias [TSV] · CPC title

  • on the rear surfaces of the wafers or substrates · CPC title

  • Coaxial through-semiconductor vias · CPC title

  • Electricity · mapped topic

  • Electricity · mapped topic

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2019057997A1 cover?
A semiconductor device of the present disclosure includes: a semiconductor element disposed on a first surface side of a semiconductor substrate; a through-electrode that is provided through the semiconductor substrate in a thickness direction of the semiconductor substrate and introduces charge obtained in the semiconductor element to a second surface side of the semiconductor substrate; and a…
Who is the assignee on this patent?
Sony Corp
What technology area does this patent fall under?
Primary CPC classification H01L27/14636. Mapped technology areas include Electricity.
When was this patent published?
Publication date Thu Feb 21 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).