Lc filter layer stacking by layer transfer to make 3d multiplexer structures

US2017288707A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2017288707-A1
Application numberUS-201615088019-A
CountryUS
Kind codeA1
Filing dateMar 31, 2016
Priority dateMar 31, 2016
Publication dateOct 5, 2017
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A three dimensional (3D) multiplexer structure may include a first two dimensional (2D) inductor capacitor (LC) filter layer. The first 2D LC filter layer may include a first 2D spiral inductor and a first capacitor(s). The 3D multiplexer structure may also include a second 2D LC filter layer. The second 2D LC filter layer may include a second 2D spiral inductor and a second capacitor(s) stacked directly on and communicably coupled to the first 2D LC filter.

First claim

Opening claim text (preview).

1 . A three dimensional (3D) stacked multiplexer structure, comprising: a first two dimensional (2D) inductor capacitor (LC) filter circuit including a first 2D spiral inductor and at least one first capacitor; and a second 2D LC filter circuit including a second 2D spiral inductor and at least one second capacitor, the second 2D LC filter circuit stacked directly on and communicably coupled to the first 2D LC filter circuit. 2 . The 3D stacked multiplexer structure of claim 1 , in which the second 2D spiral inductor comprises a copper trace. 3 . The 3D stacked multiplexer structure of claim 1 , in which the first 2D LC filter circuit comprises a high band filter and the second 2D LC filter circuit comprises a low band filter. 4 . The 3D stacked multiplexer structure of claim 3 , further comprising a mid-band filter coupled to conductive bumps of the high band filter. 5 . The 3D stacked multiplexer structure of claim 3 , in which a side of the 3D stacked multiplexer structure, including the low band filter, is a backside of the 3D stacked multiplexer structure, distal from a system board. 6 . The 3D stacked multiplexer structure of claim 1 , in which the first 2D LC filter layer circuit and the second 2D LC filter circuit are stacked to arrange the first 2D spiral inductor distal from the second 2D spiral inductor. 7 . The 3D stacked multiplexer structure of claim 1 , in which the first 2D LC filter circuit and the second 2D LC filter circuit are stacked back to back, back to face, face to back, or face to face. 8 . The 3D stacked multiplexer structure of claim 1 , integrated into a radio frequency (RF) front end module, the RF front end module incorporated into at least one of a music player, a video player, an entertainment unit, a navigation device, a communications device, a personal digital assistant (PDA), a fixed location data unit, a mobile phone, and a portable computer. 9 . A method of constructing a three dimensional (3D) stacked multiplexer structure, comprising: fabricating a first two dimensional (2D) inductor capacitor (LC) filter circuit, including a first 2D spiral inductor and at least one first capacitor, on a substrate; fabricating a second LC filter circuit, including a second 2D spiral inductor and at least one second capacitor, on the substrate; removing the substrate from the first 2D LC filter circuit and the second 2D LC filter circuit; and stacking the second 2D LC filter circuit directly on the first 2D LC filter circuit. 10 . The method of claim 9 , in which the first 2D LC filter circuit is fabricated directly on a first surface of a passive substrate panel and the second 2D LC filter circuit is fabricated directly on a second surface of the passive substrate panel opposite the first surface using a dual-sided printing process. 11 . The method of claim 9 , in which the first 2D LC filter circuit is fabricated side by side with the second 2D LC filter circuit directly on a surface of a passive substrate panel. 12 . The method of claim 11 , in which stacking the second 2D LC filter circuit directly on the first 2D LC filter circuit comprises: peeling the passive substrate panel from the first 2D LC filter circuit fabricated side by side with the second 2D LC filter circuit; and folding a backside of the second 2D LC filter circuit onto the backside of the first 2D LC filter circuit according to a back to back integration of the first 2D LC filter circuit and the second 2D LC filter circuit. 13 . The method of claim 9 , in which removing the substrate comprises using an etching process or a mechanical peeling process to remove the first 2D LC filter circuit and the second 2D LC filter circuit. 14 . The method of claim 9 , in which the first 2D LC filter circuit is fabricated using a first process and the second 2D LC filter circuit is fabricated using a second process different from the first process. 15 . The method of claim 9 , further comprising integrating the 3D stacked multiplexer structure into a radio frequency (RF) front end module, the RF front end module incorporated into at least one of a music player, a video player, an entertainment unit, a navigation device, a communications device, a personal digital assistant (PDA), a fixed location data unit, a mobile phone, and a portable computer. 16 . A three dimensional (3D) stacked multiplexer structure, comprising: a first two dimensional (2D) inductor capacitor (LC) filter circuit including a 2D spiral inductor and at least one first means for storing charge; and a second 2D LC filter circuit including a second 2D spiral inductor and at least one second means for storing charge, the second 2D LC filter circuit stacked directly on and communicably coupled to the first 2D LC filter circuit. 17 . The 3D stacked multiplexer structure of claim 16 , in which the first 2D LC filter circuit comprises a high band filter and the second 2D LC filter circuit comprises a low band filter. 18 . The 3D stacked multiplexer structure of claim 17 , further comprising a mid-band filter coupled to conductive bumps of the high band filter. 19 . The 3D stacked multiplexer structure of claim 17 , in which a side of the 3D stacked multiplexer structure including the low band filter is a backside of the 3D stacked multiplexer structure that is distal from a system board. 20 . The 3D stacked multiplexer structure of claim 16 , in which the first 2D LC filter circuit and the second 2D LC filter circuit are stacked to arrange the first 2D spiral inductor distal from the second 2D spiral inductor. 21 . The 3D stacked multiplexer structure of claim 16 , in which the first 2D LC filter circuit and the second 2D LC filter circuit are stacked back to back, back to face, face to back, or face to face. 22 . The 3D stacked multiplexer structure of claim 16 , integrated into a radio frequency (RF) front end module, the RF front end module incorporated into at least one of a music player, a video player, an entertainment unit, a navigation device, a communications device, a personal digital assistant (PDA), a fixed location data unit, a mobile phone, and a portable computer. 23 . A radio frequency (RF) front end module, comprising: a three dimensional (3D) stacked multiplexer structure, comprising a first two dimensional (2D) inductor capacitor (LC) filter circuit including a first 2D spiral inductor and at least one first capacitor, and a second 2D LC filter circuit including a second 2D spiral inductor and at least one second capacitor, the second 2D LC filter circuit stacked directly on and communicably coupled to the first 2D LC filter circuit; and an antenna coupled to an output of the 3D stacked multiplexer structure. 24 . The RF front end module of claim 23 , further comprising: a high band antenna switch coupled to the first 2D LC filter circuit through a high band input port of the 3D stacked multiplexer structure; and a low band antenna switch coupled to the second 2D LC filter circuit through a low band input port of the 3D stacked multiplexer structure. 25 . The RF front end module of claim 23 , in which the first 2D LC filter circuit comprises a high band filter and the second 2D LC filter circuit comprises a low band filter. 26 . The RF front end module of claim 25 , further comprising a mid-band filter coupled to conductive bumps of the high band filter. 27 . The RF front

Assignees

Inventors

Classifications

  • of bump connectors, dummy bumps or thermal bumps · CPC title

  • Apparatus or processes specially adapted for the manufacture of impedance networks, resonating circuits, resonators · CPC title

  • comprising only inductors and capacitors (H03H7/075, H03H7/09, H03H7/12, H03H7/13 take precedence) · CPC title

  • H04B1/0057Primary

    using diplexing or multiplexing filters for selecting the desired band · CPC title

  • H03H7/463Primary

    Duplexers · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2017288707A1 cover?
A three dimensional (3D) multiplexer structure may include a first two dimensional (2D) inductor capacitor (LC) filter layer. The first 2D LC filter layer may include a first 2D spiral inductor and a first capacitor(s). The 3D multiplexer structure may also include a second 2D LC filter layer. The second 2D LC filter layer may include a second 2D spiral inductor and a second capacitor(s) stacke…
Who is the assignee on this patent?
Qualcomm Inc
What technology area does this patent fall under?
Primary CPC classification H04B1/0057. Mapped technology areas include Electricity.
When was this patent published?
Publication date Thu Oct 05 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).