Wafer processing method

US2017250102A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2017250102-A1
Application numberUS-201715440867-A
CountryUS
Kind codeA1
Filing dateFeb 23, 2017
Priority dateFeb 25, 2016
Publication dateAug 31, 2017
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

In a wafer processing method, the back side of a wafer is attached to an adhesive tape supported at its peripheral portion by an annular frame having an inside opening. The wafer is set in the inside opening, thereby supporting the wafer through the adhesive tape to the annular frame. The wafer is held on a chuck table with the front side of the wafer facing the upper surface of the chuck table. A laser beam is applied through the adhesive tape and the back side of the wafer in an area corresponding to each division line, thereby forming a plurality of shield tunnels arranged along each division line. Each shield tunnel extends from the front side of the wafer to the back side thereof, each shield tunnel being composed of a fine hole and an amorphous region formed around the fine hole for shielding the fine hole.

First claim

Opening claim text (preview).

What is claimed is: 1 . A wafer processing method for dividing a wafer into individual device chips along a plurality of crossing division lines, a front side of said wafer being partitioned by said division lines to define a plurality of separate regions where a plurality of devices corresponding to said device chips are formed, said wafer processing method comprising: a frame supporting step of attaching a back side of said wafer to an adhesive tape supported at its peripheral portion to an annular frame having an inside opening in such a manner that said wafer is set in said inside opening closed by said adhesive tape, thereby supporting said wafer through said adhesive tape to said annular frame; and a shield tunnel forming step of holding said wafer on a chuck table in a condition where the front side of said wafer faces an upper surface of said chuck table after performing said frame supporting step, and next applying a laser beam through said adhesive tape to the back side of said wafer in an area corresponding to each division line, said laser beam having a transmission wavelength to said wafer and said adhesive tape, thereby forming a plurality of shield tunnels arranged along each division line, each shield tunnel extending from the front side of said wafer to the back side thereof, each shield tunnel being composed of a fine hole and an amorphous region formed around said fine hole for shielding said fine hole. 2 . The wafer processing method according to claim 1 , further comprising a dividing step of expanding said adhesive tape after performing said shield tunnel forming step, thereby dividing said wafer into said individual device chips. 3 . The wafer processing method according to claim 2 , further comprising a protective member providing step of providing a protective member on the front side of said wafer before performing said frame supporting step; said protective member being peeled from the front side of said wafer before expanding said adhesive tape in said dividing step.

Assignees

Inventors

Classifications

  • Separation by peeling · CPC title

  • used to protect an active side of a device or wafer · CPC title

  • used during dicing or grinding · CPC title

  • the auxiliary support including means facilitating the separation of a device or wafer from the auxiliary support · CPC title

  • Apparatus for placing on an insulating substrate, e.g. tape · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2017250102A1 cover?
In a wafer processing method, the back side of a wafer is attached to an adhesive tape supported at its peripheral portion by an annular frame having an inside opening. The wafer is set in the inside opening, thereby supporting the wafer through the adhesive tape to the annular frame. The wafer is held on a chuck table with the front side of the wafer facing the upper surface of the chuck table…
Who is the assignee on this patent?
Disco Corp
What technology area does this patent fall under?
Primary CPC classification H10P54/00. Mapped technology areas include Electricity.
When was this patent published?
Publication date Thu Aug 31 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).