Novel Fin Structure of FinFet
US-2015311321-A1 · Oct 29, 2015 · US
US2017229559A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2017229559-A1 |
| Application number | US-201715498272-A |
| Country | US |
| Kind code | A1 |
| Filing date | Apr 26, 2017 |
| Priority date | Sep 26, 2014 |
| Publication date | Aug 10, 2017 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A semiconductor device includes a fin structure of a first semiconductor material on a substrate. The fin structure has a source region, a drain region, and a channel region between the source region and the drain region. The device also has a gate structure overlying the fin structure. The source region includes an inner portion of the first semiconductor material and an outer portion of a second semiconductor material overlying a top surface and side surfaces of the inner portion. The drain region includes an inner portion of the first semiconductor material and an outer portion of the second semiconductor material overlying a top surface and side surfaces of the inner portion.
Opening claim text (preview).
What is claimed is: 1 . A semiconductor device, comprising: a fin structure of a first semiconductor material on a substrate; a gate structure overlying and across the fin structure; a channel region comprising a first portion of the fin structure under the gate structure; a source region comprising a second portion of the fin structure not under the gate structure, a cross-sectional area of the second portion being smaller than a cross-sectional area of the fin structure in the channel region; and a drain region comprising a third portion of the fin structure not under the gate structure, a cross-sectional area of the third portion being smaller than the cross-sectional area of the fin structure in the channel region; wherein the source region further comprises a layer of a second semiconductor material overlying a top surface, a first and a second side surfaces, and an end surface of the second portion of the fin structure; wherein the drain region further comprises a layer of the second semiconductor material overlying a top surface, a first and a second side surfaces, and an end surface of the third portion of the fin structure. 2 . The device of claim 1 , wherein a top surface of the source region is higher than a top surface of the channel region. 3 . The device of claim 1 , wherein the first semiconductor material comprises a silicon (Si) material, and the second semiconductor material comprises a silicon germanium (SiGe) material. 4 . The device of claim 1 , wherein the first semiconductor material comprises a silicon (Si) material, and the second semiconductor material comprises a silicon carbide (SiC) material. 5 . A semiconductor device, comprising: a fin structure of a first semiconductor material on a substrate, the fin structure having a source region, a drain region, and a channel region between the source region and the drain region; a gate structure overlying the fin structure; wherein the source region includes an inner portion of the first semiconductor material and an outer portion of a second semiconductor material overlying a top surface and side surfaces of the inner portion; wherein the drain region includes an inner portion of the first semiconductor material and an outer portion of the second semiconductor material overlying a top surface and side surfaces of the inner portion. 6 . The device of claim 5 , wherein a height of the outer portion of the source region is higher than a top surface of the channel region. 7 . The device of claim 5 , wherein a height of the outer portion of the drain region is higher than a top surface of the channel region. 8 . The device of claim 5 , wherein the first semiconductor material comprises a silicon (Si) material, and the second semiconductor material comprises a silicon germanium (SiGe) material. 9 . The device of claim 8 , wherein the first semiconductor material comprises a silicon (Si) material, and the second semiconductor material comprises a silicon carbide (SiC) material.
Chemical etching · CPC title
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Answers are generated from the same data shown on this page.