Semiconductor device, method for manufacturing same, and nonvolatile semiconductor memory device
US-9209171-B2 · Dec 8, 2015 · US
US2017221912A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2017221912-A1 |
| Application number | US-201715486338-A |
| Country | US |
| Kind code | A1 |
| Filing date | Apr 13, 2017 |
| Priority date | Nov 14, 2014 |
| Publication date | Aug 3, 2017 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A method of manufacturing the semiconductor device includes forming a first gate member on a semiconductor substrate through a gate insulating film, forming a spacer on the first gate member, flattening a surface of the spacer, forming a first gate by partially etching the first gate member using the spacer as a mask, forming a second gate member so as to cover the first gate and the spacer having the flattened surface, forming a first insulating film on a surface of the second gate member, and forming a second gate by causing the second gate member to retreat while removing the first insulating film by etching, and the corresponding semiconductor device.
Opening claim text (preview).
What is claimed is: 1 . A semiconductor device comprising: a semiconductor substrate; a first gate that is provided on the semiconductor substrate through a gate insulating film; a spacer that is provided on the first gate and has a flattened surface; a second gate that is provided on the semiconductor substrate and adjacent to the first gate and the spacer; a source and a drain that are provided at positions between which the first gate and the second gate are interposed; a source wiring that is electrically connected to the source; and a metal compound layer that is provided on each of an upper surface of the second gate, an upper surface of the source wiring, and an upper surface of the drain. 2 . The semiconductor device according to claim 1 , wherein the flattened surface of the first gate is substantially parallel to the principal plane of the semiconductor substrate.
involving a dielectric removal step · CPC title
using masks for conductive or resistive materials · CPC title
Layouts of interconnections · CPC title
Electricity · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Answers are generated from the same data shown on this page.