Circuit Board and Smart Card Module and Smart Card Utilizing the Same

US2017221807A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2017221807-A1
Application numberUS-201715422795-A
CountryUS
Kind codeA1
Filing dateFeb 2, 2017
Priority dateFeb 2, 2016
Publication dateAug 3, 2017
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A circuit board and a smart card module and a smart card employing the circuit board are provided. The circuit board includes a substrate and a pad region provided on the substrate. The pad region is configured for mounting an electronic component. The pad region comprises a plurality of pads spaced from each other and traces connected to their respective pads. At least one of the traces comprises an extension which extends along a perimeter of the pad region. The present invention provides a reliable adhesion between the chip and pad region.

First claim

Opening claim text (preview).

1 . A circuit board comprising: a substrate; and a pad region provided on the substrate, the pad region configured for mounting an electronic component, the pad region comprising a plurality of pads spaced from each other and traces connected to their respective pads, wherein at least one of the traces comprises an extension which extends along a perimeter of the pad region. 2 . The circuit board of claim 1 , wherein the extension extends from a portion of the associated trace adjacent the pad toward one adjacent trace along a perimeter of the pad region. 3 . The circuit board of claim 1 , wherein the circuit board is a flexible printed circuit board, and the electronic component mounted on the pad region is a chip. 4 . The circuit board of claim 1 , wherein there are a plurality of the extensions, and the extensions cooperatively define a preset shape along the perimeter of the pad region. 5 . The circuit board of claim 1 , wherein a thickness of the extension is in the range of 10 um to 15 um. 6 . The circuit board of claim 1 , wherein a thickness of the extension is 10 um. 7 . The circuit board of claim 1 , wherein the circuit board further comprises a group of positioning marks, and each of the positioning marks is formed at a position away from the pad region. 8 . The circuit board of claim 7 , wherein the group of positioning marks include four positioning marks. 9 . The circuit board of claim 1 , wherein each of the pads on the pad region is a round pad. 10 . The circuit board of claim 1 , wherein a distance between centers of two adjacent pads is greater than or equal to 142 um. 11 . The circuit board of claim 10 , wherein the distance is 177 um. 12 . The circuit board of claim 1 , wherein portions of all traces within the pad region have the same width. 13 . The circuit board of claim 1 , wherein a distance between two adjacent pads is greater than or equal to 40 um. 14 . The circuit board of claim 13 , wherein the distance is 75 um. 15 . The circuit board of claim 1 , wherein at least one of the traces is formed with a via hole passing through the substrate, and the via hole is filled with a conducting medium. 16 . A smart card module comprising: a chip; and a circuit board comprising: a substrate; and a pad region provided on the substrate, the pad region configured for mounting an electronic component, the pad region comprising a plurality of pads spaced from each other and traces connected to their respective pads, wherein at least one of the traces comprises an extension which extends along a perimeter of the pad region. 17 . The smart card module of claim 16 , wherein the chip is assembled as a flip-chip. 18 . A smart card comprising: a card body defining a groove; and a smart card module disposed in the groove of the card body, the smart card module comprising: a chip; and a circuit board comprising: a substrate; and a pad region provided on the substrate, the pad region configured for mounting an electronic component, the pad region comprising a plurality of pads spaced from each other and traces connected to their respective pads, wherein at least one of the traces comprises an extension which extends along a perimeter of the pad region. 19 . The smart card of claim 18 , wherein the chip is assembled as a flip-chip.

Assignees

Inventors

Classifications

  • the record carrier being multilayered, e.g. laminated sheets (flat articles in general, see B32B37/00) · CPC title

  • Mounting details of integrated circuit chips · CPC title

  • Located on parts of packages, e.g. on encapsulations or on package substrates · CPC title

  • for alignment · CPC title

  • characterised by the type of information, e.g. logos or symbols · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2017221807A1 cover?
A circuit board and a smart card module and a smart card employing the circuit board are provided. The circuit board includes a substrate and a pad region provided on the substrate. The pad region is configured for mounting an electronic component. The pad region comprises a plurality of pads spaced from each other and traces connected to their respective pads. At least one of the traces compri…
Who is the assignee on this patent?
Johnson Electric Sa
What technology area does this patent fall under?
Primary CPC classification G06K19/07722. Mapped technology areas include Physics.
When was this patent published?
Publication date Thu Aug 03 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 12 related publications on this page (citations in our corpus or others sharing the same primary CPC).