Architecture for managing asynchronous resets in a system-on-a-chip
US-2024192745-A1 · Jun 13, 2024 · US
US2017199555A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2017199555-A1 |
| Application number | US-201715399416-A |
| Country | US |
| Kind code | A1 |
| Filing date | Jan 5, 2017 |
| Priority date | Jan 12, 2016 |
| Publication date | Jul 13, 2017 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A method for adjusting a pull resistor on a contact terminal of an electronic module arranged on a printed circuit board, in particular an ASIC, after initiating a restart of the electronic module which, during a run-up process, moves the electronic module from a switched-off state into a switched-on state, wherein after initiating a restart during the run-up process from a partial circuit arranged on the electronic module and operationally ready during the run-up process, adjustment information relating to a desired adjustment of the pull resistor is retrieved from a storage unit arranged on the printed circuit board outside of the electronic module and transmitted via a contact line between the electronic module and the storage unit, where the run-up process of the electronic module is only completed after successful adjustment of the respective pull resistor based on basis the retrieved adjustment information.
Opening claim text (preview).
What is claimed is: 1 . A method for adjusting a pull resistor on a contact terminal of an electronic module arranged on a printed circuit board after initiation of a restart of the electronic module, which during a run-up process changes the electronic module from a switched-off state into a switched-on state, the method comprising: initiating the restart of the electronic module during the run-up process from a partial circuit which is arranged on the electronic module and which is operationally ready during the run-up process; and retrieving adjustment information relating to a desired adjustment of the pull resistor from a storage unit arranged on the printed circuit board outside of the electronic module and transmitted via a contact line between the electronic module and the storage unit, after said restart initiated the during the run-up process from the partial circuit which is arranged on the electronic module and which is operationally ready during the run-up process; wherein the run-up process of the electronic module is only completed after successful adjustment of the respective pull resistor based the retrieved adjustment information. 2 . The method as claimed in claim 1 , wherein after initiating the restart, an input/output (I/O) terminal of the storage unit connected to the contact line to the electronic module is operated as an input during the run-up process and is operated as an output after receiving a command from the partial circuit of the electronic module to transmit the adjustment information during the run-up process. 3 . The method as claimed in claim 1 , wherein after initiating the restart during the run-up process, a further contact terminal of the electronic module connected to the contact line to the storage unit is converted into an input/output (I/O) terminal. 4 . The method as claimed in claim 2 , wherein after initiating the restart during the run-up process, a further contact terminal of the electronic module connected to the contact line to the storage unit is converted into an input/output (I/O) terminal. 5 . The method as claimed in claim 1 , wherein when the adjustment information is transmitted, a test value for the data of the adjustment information is also transmitted, with which, after the adjustment information is retrieved by the electronic module, a check for error-free transmission and storage of the adjustment information is performed, wherein the run-up process is only completed with an error-free transmission and storage of the adjustment information. 6 . The method as claimed in claim 2 , wherein when the adjustment information is transmitted, a test value for the data of the adjustment information is also transmitted, with which, after the adjustment information is retrieved by the electronic module, a check for error-free transmission and storage of the adjustment information is performed, wherein the run-up process is only completed with an error-free transmission and storage of the adjustment information. 7 . The method as claimed in claim 3 , wherein when the adjustment information is transmitted, a test value for the data of the adjustment information is also transmitted, with which, after the adjustment information is retrieved by the electronic module, a check for error-free transmission and storage of the adjustment information is performed, wherein the run-up process is only completed with an error-free transmission and storage of the adjustment information. 8 . The method as claimed in claim 1 , wherein the adjustment information is transmitted encrypted and authenticated between the storage unit and the electronic module; and wherein the run-up process is only completed with an error-free decryption and authentication check of the adjustment information. 9 . The method as claimed in claim 1 , wherein the electronic module comprises an application specific integrated circuit (ASIC).
Modifications for ensuring a predetermined initial state when the supply voltage has been applied (bi-stable generators H03K3/12) · CPC title
Resetting means · CPC title
for memories · CPC title
with a bidirectional operation · CPC title
Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.