TFT array substrate and method for producing the same
US-9640557-B2 · May 2, 2017 · US
US2016349556A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2016349556-A1 |
| Application number | US-201515117524-A |
| Country | US |
| Kind code | A1 |
| Filing date | Feb 2, 2015 |
| Priority date | Feb 10, 2014 |
| Publication date | Dec 1, 2016 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A semiconductor device ( 100 A) includes a substrate ( 11 ); a TFT ( 10 A) supported on the substrate, the TFT including an oxide semiconductor layer ( 16 ); an organic insulating layer ( 24 ) covering the TFT; a lower layer electrode ( 32 ) on the organic insulating layer; a dielectric layer ( 34 ) on the lower layer electrode; an upper layer electrode on the dielectric layer; and an upper layer electrode ( 36 ) including a portion opposing the lower layer electrode via the dielectric layer. The dielectric layer is a silicon nitride film having a hydrogen content of 5.33×10 21 atoms/cm 3 or less.
Opening claim text (preview).
1 : A semiconductor device comprising: a substrate; a thin film transistor supported on the substrate, the thin film transistor including an oxide semiconductor layer; an organic insulating layer covering the thin film transistor; a lower layer electrode on the organic insulating layer; a dielectric layer on the lower layer electrode; and an upper layer electrode on the dielectric layer, the upper layer electrode including a portion opposing the lower layer electrode via the dielectric layer, wherein the dielectric layer is a silicon nitride film having a hydrogen content of 5.33×10 21 atoms/cm 3 or less. 2 : The semiconductor device of claim 1 , wherein the silicon nitride film has a relative dielectric constant of 6.56 or less. 3 : The semiconductor device of claim 1 , wherein the oxide semiconductor layer comprises an In—Ga—Zn—O type semiconductor. 4 : The semiconductor device of claim 3 , wherein the In—Ga—Zn—O type semiconductor includes a crystalline portion. 5 : The semiconductor device of claim 1 , wherein the oxide semiconductor layer comprises an In—Sn—Zn—O type semiconductor, an In—Ga—Sn—O type semiconductor, or an In—Ga—O type semiconductor. 6 : The semiconductor device of claim 1 , wherein the upper layer electrode and the lower layer electrode are each made of a transparent electrically conductive material. 7 : A production method of a semiconductor device, comprising: step (a) of providing a substrate; step (b) of forming a thin film transistor on the substrate, the thin film transistor including an oxide semiconductor layer; step (c) of forming an organic insulating layer covering the thin film transistor; step (d) of forming a lower layer electrode on the organic insulating layer; step (e) of forming a dielectric layer on the lower layer electrode; and step (f) of forming an upper layer electrode on the dielectric layer, wherein, step (e) is a step of forming a silicon nitride film as the dielectric layer, and is performed under film formation conditions such that the silicon nitride film has a hydrogen content of 5.33×10 21 atoms/cm 3 or less. 8 : The production method of a semiconductor device of claim 7 , wherein step (e) is performed under film formation conditions such that the silicon nitride film has a relative dielectric constant of 6.56 or less. 9 : The production method of a semiconductor device of claim 7 , wherein step (e) is performed by a plasma CVD technique, using a gaseous mixture containing SiH 4 and also containing NH 3 and/or N 2 , under film formation conditions defined by: an intra-chamber pressure of not less than 1200 mTorr and not more than 1500 mTorr; a substrate temperature of not less than 180° C. and not more than 220° C.; an inter-electrode distance of not less than 18 mm and not more than 25 mm; a ratio of the flow rate of SiH 4 to a total flow rate of the gaseous mixture being not less than 3% and not more than 5%; and a power density of 0.36 W/cm 2 or more. 10 : The production method of a semiconductor device of claim 9 , wherein step (e) is performed with a power density of 0.49 W/cm 2 or less.
the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz · CPC title
the compound being a silane, e.g. disilane, methylsilane or chlorosilane · CPC title
in the presence of a plasma [PECVD] · CPC title
Subject matter not provided for in other groups of this subclass · CPC title
integrated with passive devices, e.g. auxiliary capacitors · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.